Skyworks Solutions Inc. SI5338B-B06190-GM
- Part No.:
- SI5338B-B06190-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B06190-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,887
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B06190-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router, processor/FPGA clocking, and 1/10 GbE timing systems.
For engineers reviewing the SI5338B-B06190-GM datasheet, SI5338B-B06190-GM pinout, SI5338B-B06190-GM application, or SI5338B-B06190-GM equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), ±20 ps phase step resolution, and spread-spectrum capability (0.5–5.0% down-spread, 33–63 kHz modulation).
Technical Context
The SI5338B-B06190-GM implements a two-stage PLL architecture: a high-stability reference stage (VCO-based) followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one output pair (CLKxA/CLKxB). Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent voltage rail assignment (VDDO0–VDDO3), programmable initial phase offset (±45 ns), and glitchless frequency increment/decrement in 1 ppm steps. Loss-of-lock and loss-of-signal alarms are integrated for system monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output |
| Output Frequency Range | 0.16–710 MHz - supports integer/fractional synthesis across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL |
| Input Reference Support | 8–30 MHz crystal, 5–710 MHz differential - enables flexible clock sourcing without external buffers |
| Supply Voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.4–3.63 V - allows mixed-voltage system integration |
| Package | 24-pin QFN, 4 × 4 mm - space-constrained PCBs benefit from compact footprint and thermal resistance θJA = 37 °C/W |
| Operating Temperature | –40 to +85 °C - qualified for industrial and telecom line card environments |
| I²C Interface | SMBus-compatible, 100/400 kHz - enables configuration via ClockBuilder Pro software without custom firmware |
Pinout & Package
SI5338B-B06190-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow Skyworks' standard Si5338 pinout: IN1–IN6 (six input clocks), CLK0A/CLK0B through CLK3A/CLK3B (four differential output pairs), VDDO0–VDDO3 (independent output supply rails), VDD (core supply), SCL/SDA (I²C bus), INTR (interrupt output), and RSVD_GND (reserved ground).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input clock pairs | Accept AC-coupled LVDS/LVPECL/CML references up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended input clocks | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A–CLK3B | Differential output drivers (4 pairs) | Configurable as LVPECL/LVDS/HCSL/CML; each pair shares VDDOx rail and format setting |
| VDDO0–VDDO3 | Independent output buffer supplies | Enable mixed-signal timing: e.g., CLK0 = 3.3 V LVPECL, CLK1 = 1.8 V LVDS |
| SCL, SDA | I²C serial interface | Standard two-wire bus for register programming; supports ClockBuilder Pro GUI and field updates |
| INTR | Open-drain status indicator | Asserts low on loss-of-lock or loss-of-signal; requires external pull-up resistor |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enable true zero-ppm accuracy on all outputs simultaneously |
| PCIe Gen 1–4 compliance | Meets Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS), validated with Intel Clock Jitter Tool |
| Programmable spread spectrum | Per-output SSC with adjustable spread (0.5–5.0%), rate (33–63 kHz), and direction (down only) |
| Glitchless frequency tuning | 1 ppm step size with <667 ns update time via PINC/FDEC pins - no output interruption during dynamic adjustment |
| Phase alignment control | ±45 ns initial offset and <20 ps incremental resolution per output - critical for SerDes lane deskew |
| Flexible input architecture | Supports six input sources (crystal, CMOS, SSTL, HSTL, differential) with automatic failover and LOS detection |
Applications
| PCIe Gen 3/4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 3/4 switches and endpoint devices in a server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering Common Clock topology with Gen 3 SRNS-compliant jitter (0.11–0.32 ps RMS). Use Value: Eliminates need for four discrete oscillators; reduces board area by >60% and ensures deterministic inter-lane skew <100 ps. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, MACs, and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet harmonics with 0.7 ps RMS jitter (12 kHz–20 MHz). Use Value: Enables single-device support for multi-rate PHYs while meeting IEEE 802.3 jitter masks without external filtering. |
| Processor & FPGA Clocking | Broadcast Video Timing |
Use Scenario: Supplying core, DDR, and peripheral clocks to Xilinx Zynq UltraScale+ MPSoC and Intel Agilex FPGAs in broadcast infrastructure. IC Role / Device Role / Timing Role: Configurable quad clock source with independent VDDO rails supporting mixed-voltage I/O standards (LVDS, HCSL, SSTL). Use Value: Reduces BOM count by consolidating clock trees; simplifies layout with pin-strapped or I²C-configured output formats. |
Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz reference clocks to video encoders, decoders, and genlock circuits. IC Role / Device Role / Timing Role: Low-jitter (<1 ps RMS) frequency translator accepting 10 MHz GPSDO input and generating broadcast-grade timing signals. Use Value: Achieves sub-20 ps phase step resolution for frame-accurate genlock; supports both free-run and locked modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06190-GM | Higher integration: 8 outputs, lower jitter (0.35 ps RMS), integrated crystal option; larger 32-QFN package | Required for designs needing >4 outputs or sub-0.5 ps jitter (e.g., 400G optical modules) | Select when scaling beyond 4 clocks or requiring tighter jitter margin; not drop-in due to pinout and register map differences |
| ICS853S02AG-01 | Fixed-frequency, non-programmable; 2 LVDS outputs; no I²C interface; 0.9 ps RMS jitter | Limited to static clock trees where frequencies are known pre-production | Choose for cost-sensitive, high-volume applications with unchanging timing requirements; lacks any-frequency synthesis |
Compared with SI5338B-B06190-GM, the Si5332A offers greater output count and lower jitter but requires PCB redesign and firmware rework, while the ICS853S02AG-01 sacrifices programmability for lower unit cost and simpler validation - making SI5338B-B06190-GM optimal for flexible, field-upgradable timing architectures.
Availability
SI5338B-B06190-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 3/4 server platforms, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338B-B06190-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for communications, automotive, and industrial markets.
The SI5338B-B06190-GM belongs to Skyworks' Si5338 family of programmable clock generators, designed specifically for high-density, multi-protocol timing consolidation in networking, computing, and broadcast equipment where jitter performance and configurability are critical.
FAQ
What is the maximum output frequency supported by SI5338B-B06190-GM in LVPECL mode?
The SI5338B-B06190-GM supports LVPECL outputs up to 710 MHz, as confirmed in Table 6 of the datasheet. This applies when using differential outputs with appropriate termination and load conditions. Operation above 350 MHz is limited to two unique frequencies simultaneously (Fvco/4 and Fvco/6), and jitter performance remains within specification at full range when using low-noise input references.
Does SI5338B-B06190-GM support PCIe Gen 4 Common Clock compliance?
Yes, SI5338B-B06190-GM meets PCIe Gen 4 Common Clock jitter requirements with 0.15–0.45 ps RMS (10 kHz–50 MHz), verified per PCI-Express Base Specification 4.0 rev. 0.5. Testing used 100 MHz HCSL outputs and the Skyworks PCIe Clock Jitter Tool, confirming compliance under specified PLL bandwidth (2–5 MHz) and CDR (10 MHz) conditions.
Can SI5338B-B06190-GM generate different output voltages on separate channels?
Yes, SI5338B-B06190-GM provides independent VDDO0–VDDO3 rails, allowing distinct output buffer supply voltages (1.4–3.63 V) per channel. For example, CLK0A/B can be configured as 3.3 V LVPECL while CLK2A/B operates as 1.8 V LVDS - enabling direct interfacing with mixed-voltage SoCs and FPGAs without level shifters.
How is SI5338B-B06190-GM programmed, and is external hardware required?
SI5338B-B06190-GM is programmed via its I²C/SMBus-compatible interface using ClockBuilder Pro software (free download from Skyworks). No external programmer is needed - standard I²C master (e.g., MCU or PC-based adapter) suffices. Configuration can be stored in on-chip OTP memory for autonomous boot, or updated dynamically in-system.
What is the thermal performance of SI5338B-B06190-GM in a typical 4-layer PCB layout?
SI5338B-B06190-GM has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions. With proper PCB land pattern (per Skyworks AN111), thermal pad soldering, and 1–2 cm² copper pour, typical junction temperature rise is <25 °C at 45 mA core current - well within the –40 to +85 °C operating range even in enclosed industrial enclosures.
SI5338B-B06190-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B06190-GM FAQ
1.How can I place an order for SI5338B-B06190-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B06190-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B06190-GM reliable?
The price and inventory of SI5338B-B06190-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B06190-GM is usually 5 days.
3.What payment methods are accepted for SI5338B-B06190-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B06190-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B06190-GM?
SI5338B-B06190-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B06190-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B06190-GM?
For technical support, including SI5338B-B06190-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B06190-GM requirements.
6.How does Aetrix verify that SI5338B-B06190-GM is sourced from the original manufacturer or authorized distributors?
All SI5338B-B06190-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B06190-GM meets industry standards.
7.What is the process for return or replacement of SI5338B-B06190-GM?
All SI5338B-B06190-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B06190-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B06190-GM part is unused and in its original packaging.
Return procedure for SI5338B-B06190-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B06190-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

