Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338B-B08683-GM

Name: SI5338B-B08683-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338B-B08683-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338B-B08683-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338B-B08683-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,871

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338B-B08683-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in FPGA clocking, Ethernet switch timing, and PCIe reference applications.

For engineers reviewing the SI5338B-B08683-GM datasheet, SI5338B-B08683-GM pinout, SI5338B-B08683-GM application, or SI5338B-B08683-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro software integration.

Technical Context

The SI5338B-B08683-GM implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating each output. Each MultiSynth supports 0 ppm frequency accuracy and <20 ps phase step resolution.

Its output stage provides per-driver configurability for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, with independent VDDO supplies and on-chip termination. The device supports external feedback for zero-delay mode, loss-of-lock and loss-of-signal alarms, and glitchless frequency increment/decrement via dedicated pins or I²C at 1 ppm steps.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock jitter requirements.
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz), SSTL/HSTL (≤350 MHz).
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz).
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver.
Package & Pins	24-pin QFN, 4 × 4 mm; includes 6 input pins (IN1–IN6), 8 clock outputs (CLK0A/B–CLK3A/B), SCL/SDA/INTR, and 4 VDDO rails.
Operating Temperature	–40 to +85 °C; qualified for industrial and telecom line card environments.
Power Consumption	45 mA typical core current at 100 MHz on all outputs with 25 MHz reference; <12 mA in buffer-only mode.

Pinout & Package

The SI5338B-B08683-GM is housed in a thermally enhanced 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin 1 is top-left corner (IN1), and pin 24 is bottom-right (GND). The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential input pair	Accepts AC-coupled differential clocks up to 710 MHz; requires external 100 Ω termination.
IN3, IN4	Single-ended input	Supports CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD.
CLK0A–CLK3B (x2 per channel)	Differential clock outputs	Eight pins supporting LVPECL/LVDS/HCSL/CML; each pair shares VDDOx supply rail.
VDDO0–VDDO3	Output buffer supply	Independent 1.5/1.8/2.5/3.3 V supplies per output group; enables mixed-voltage system interfacing.
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime configuration.
INTR	Interrupt output	Open-drain status indicator for loss-of-lock, loss-of-signal, or PLL unlock events.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy on all outputs simultaneously.
PCIe Gen 1–4 compliance	Fully compliant with PCIe Gen 1/2/3 Common Clock and Gen 3 SRNS; validated for Gen 4 common clock jitter (0.15–0.45 ps RMS).
Flexible output configuration	Each output supports format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), and termination-no external level shifters required.
Glitchless frequency tuning	Hardware pin-controlled frequency increment/decrement at 1 ppm steps with <667 ns update time for outputs >18 MHz.
Programmable spread spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI in dense PCB layouts.

Applications

PCIe Gen 4 Server Backplane	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 slots and root complexes in a 1U server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, spread-spectrum-enabled PCIe reference clocks with independent voltage control per slot. Use Value: Meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS) while reducing EMI through programmable SSC-eliminates need for four discrete oscillators and associated layout complexity.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE PHYs, MACs, and packet processors in a Layer 3 switch ASIC. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer producing precise Ethernet-compliant frequencies from a single 25 MHz crystal reference. Use Value: Enables deterministic skew control (<100 ps output-to-output) and independent phase alignment (±45 ns range) across multi-rate PHY interfaces-critical for IEEE 802.3bj KR4 and 802.3by CR4 compliance.
FPGA-Based Broadcast Video System	Telecom Line Card Synchronization
Use Scenario: Supplying 74.25 MHz (HD-SDI), 148.5 MHz (3G-SDI), and 297 MHz (12G-SDI) clocks to FPGA-based video processing pipelines with sub-pixel timing precision. IC Role / Device Role / Timing Role: High-resolution clock generator with <20 ps phase step resolution and 0.16–710 MHz synthesis range for broadcast-grade serial digital interface timing. Use Value: Achieves SMPTE ST 2081-10 (12G-SDI) jitter compliance (<0.7 ps RMS) using LVDS outputs-replaces legacy fixed-frequency oscillators and reduces BOM count by 75%.	Use Scenario: Delivering stratum-3-compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks to TDM framer, SerDes, and DSP subsystems in a 40G OTN line card. IC Role / Device Role / Timing Role: Multi-reference clock translator supporting OC-12 (155.52 MHz) and E1/T1 (2.048/1.544 MHz) rates from a single 19.44 MHz crystal input. Use Value: Maintains OC-12 random jitter ≤1 ps RMS under temperature variation (–40 to +85 °C)-ensures SONET/SDH bit error rate integrity without external jitter cleaners.

PCIe Gen 4 Server Backplane

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 slots and root complexes in a 1U server backplane.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, spread-spectrum-enabled PCIe reference clocks with independent voltage control per slot.

Use Value: Meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS) while reducing EMI through programmable SSC-eliminates need for four discrete oscillators and associated layout complexity.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE PHYs, MACs, and packet processors in a Layer 3 switch ASIC.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer producing precise Ethernet-compliant frequencies from a single 25 MHz crystal reference.

Use Value: Enables deterministic skew control (<100 ps output-to-output) and independent phase alignment (±45 ns range) across multi-rate PHY interfaces-critical for IEEE 802.3bj KR4 and 802.3by CR4 compliance.

FPGA-Based Broadcast Video System

Telecom Line Card Synchronization

Use Scenario: Supplying 74.25 MHz (HD-SDI), 148.5 MHz (3G-SDI), and 297 MHz (12G-SDI) clocks to FPGA-based video processing pipelines with sub-pixel timing precision.

IC Role / Device Role / Timing Role: High-resolution clock generator with <20 ps phase step resolution and 0.16–710 MHz synthesis range for broadcast-grade serial digital interface timing.

Use Value: Achieves SMPTE ST 2081-10 (12G-SDI) jitter compliance (<0.7 ps RMS) using LVDS outputs-replaces legacy fixed-frequency oscillators and reduces BOM count by 75%.

Use Scenario: Delivering stratum-3-compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks to TDM framer, SerDes, and DSP subsystems in a 40G OTN line card.

IC Role / Device Role / Timing Role: Multi-reference clock translator supporting OC-12 (155.52 MHz) and E1/T1 (2.048/1.544 MHz) rates from a single 19.44 MHz crystal input.

Use Value: Maintains OC-12 random jitter ≤1 ps RMS under temperature variation (–40 to +85 °C)-ensures SONET/SDH bit error rate integrity without external jitter cleaners.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B08683-GM	Same pinout and register map; differs only in factory-programmed NVM configuration (A vs B variant).	Pre-configured for different default output frequencies and formats; B08683-GM targets PCIe/Ethernet use cases.	Select SI5338B-B08683-GM when requiring the specific factory-tuned configuration for PCIe Gen 4 and 10GbE timing.
LMK04832ISQE/NOPB	Two PLLs + 14 outputs; higher power (120 mA), larger 7 × 7 mm package; supports JESD204B deterministic latency.	Better suited for RF sampling and JESD204B systems; lacks integrated spread spectrum and has no crystal oscillator input.	Choose LMK04832 for multi-PLL synchronization in ADC/DAC data converters; SI5338B-B08683-GM is preferred for cost- and space-constrained PCIe/Ethernet designs.

Compared with Si5338A-B08683-GM, the SI5338B-B08683-GM offers identical hardware but optimized factory firmware for PCIe/Ethernet timing; versus LMK04832, it delivers lower jitter (0.7 vs 1.1 ps RMS), smaller footprint (4 × 4 vs 7 × 7 mm), and integrated crystal drive-making it ideal for high-density server and networking applications where board area and jitter margin are critical.

Availability

SI5338B-B08683-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server backplanes, 10GbE switch timing, and broadcast video FPGA clocking requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338B-B08683-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 family is designed as a highly configurable, low-jitter clock generator platform targeting high-speed serial interface timing-including PCIe, Ethernet, Fibre Channel, and broadcast video-where precise frequency synthesis and minimal additive jitter are essential.

FAQ

What is the primary function of the SI5338B-B08683-GM in a PCIe Gen 4 system?

The SI5338B-B08683-GM serves as a quad-output clock generator providing low-jitter (0.15–0.45 ps RMS) 100 MHz reference clocks compliant with PCIe Gen 4 common clock specifications. It replaces multiple discrete oscillators, supports spread-spectrum modulation to reduce EMI, and maintains timing integrity across multiple slots and root complexes in high-density server platforms.

Does the SI5338B-B08683-GM support crystal oscillator input, and what frequency range is supported?

Yes, the SI5338B-B08683-GM supports direct connection of an external crystal oscillator on IN1/IN2 pins across 8–30 MHz. It accommodates load capacitances of 11–13 pF (supported) or 17–19 pF (recommended), with maximum ESR of 300 Ω for 8–11 MHz crystals and down to 75 Ω for 26–30 MHz units.

How many independent output voltages can be configured on the SI5338B-B08683-GM?

The SI5338B-B08683-GM supports four independent output supply rails (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables simultaneous interfacing with mixed-voltage components-such as 1.8 V FPGAs, 2.5 V SerDes, and 3.3 V legacy logic-without external level translators.

Can the SI5338B-B08683-GM generate frequencies above 350 MHz, and if so, how many outputs support this range?

Yes, the SI5338B-B08683-GM supports frequencies up to 710 MHz on LVPECL/LVDS outputs. However, only two unique frequencies above 350 MHz can be generated simultaneously-specifically Fvco/4 and Fvco/6-as defined by its MultiSynth™ architecture and VCO operating constraints.

Is ClockBuilder Pro software required to configure the SI5338B-B08683-GM, or can it be programmed in-system?

ClockBuilder Pro is recommended for initial configuration and validation but not strictly required. The SI5338B-B08683-GM supports full in-system programming via its I²C/SMBus interface (SCL/SDA pins) at runtime, enabling field updates, dynamic frequency switching, and real-time phase adjustments without requiring external tools.

SI5338B-B08683-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338B-B08683-GM FAQ

1.How can I place an order for SI5338B-B08683-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338B-B08683-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338B-B08683-GM reliable?

The price and inventory of SI5338B-B08683-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B08683-GM is usually 5 days.

3.What payment methods are accepted for SI5338B-B08683-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B08683-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338B-B08683-GM?

SI5338B-B08683-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338B-B08683-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338B-B08683-GM?

For technical support, including SI5338B-B08683-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B08683-GM requirements.

6.How does Aetrix verify that SI5338B-B08683-GM is sourced from the original manufacturer or authorized distributors?

All SI5338B-B08683-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B08683-GM meets industry standards.

7.What is the process for return or replacement of SI5338B-B08683-GM?

All SI5338B-B08683-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B08683-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338B-B08683-GM part is unused and in its original packaging.

Return procedure for SI5338B-B08683-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…