Skyworks Solutions Inc. SI5338B-B08686-GM
- Part No.:
- SI5338B-B08686-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B08686-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,602
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B08686-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338B-B08686-GM datasheet, SI5338B-B08686-GM pinout, SI5338B-B08686-GM application, or SI5338B-B08686-GM equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz), independent output voltage per driver (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro support.
Technical Context
The SI5338B-B08686-GM integrates a two-stage PLL architecture: a high-stability integer-N PLL for reference conditioning and four independent MultiSynth™ fractional-N synthesizers per output channel. Each synthesizer supports integer or fractional mode operation with <20 ps programmable phase step resolution and 1 ppm frequency increment/decrement granularity.
It accepts flexible input references - external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) - and delivers configurable LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL outputs with independent VDDO supplies. External feedback mode enables zero-delay operation, while loss-of-lock and loss-of-signal alarms provide real-time status monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements. |
| Output Frequency Range | 0.16–710 MHz per channel; supports simultaneous dual frequencies >350 MHz (Fvco/4 and Fvco/6 only). |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz). |
| Output Driver Flexibility | Four differential outputs (LVPECL/LVDS/HCSL/CML/SSTL/HSTL) or eight single-ended; each with independent VDDO (1.5/1.8/2.5/3.3 V). |
| Programmability | I²C/SMBus interface; full configuration via ClockBuilder Pro; OTP NVM stores factory settings. |
| Supply & Temp Range | Core VDD = 1.8/2.5/3.3 V ±10%; operating ambient: –40 to +85 °C; thermal resistance θJA = 37 °C/W. |
| Spread Spectrum | Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate. |
Pinout & Package
SI5338B-B08686-GM uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Si5338 family specification and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential Input Pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination. |
| IN3/IN4 | Single-Ended Input Pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH/VIL referenced to VDD. |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential Output Pairs | Four independent output channels; each configurable for LVPECL/LVDS/HCSL/CML/SSTL/HSTL. |
| VDDO0–VDDO3 | Output Buffer Supplies | Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage system interfacing. |
| VDD | Core Supply | Single 1.8/2.5/3.3 V supply; PSRR optimized for low-noise clock generation. |
| SCL/SDA | I²C Interface | Standard SMBus-compatible 100/400 kHz interface; supports ClockBuilder Pro programming. |
| INTR | Interrupt Output | Open-drain status indicator for loss-of-lock and loss-of-signal events. |
| RSVD_GND | Reserved Ground | Internally connected to die substrate; must be tied to PCB ground plane for thermal and EMI control. |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Four independent outputs with true zero-ppm accuracy across 0.16–710 MHz; eliminates need for multiple XO/VCXO sources. |
| PCIe Gen 1–4 Timing Compliance | Fully compliant with PCIe Gen 1/2/3 Common Clock and Gen 3 SRNS; verified RMS jitter ≤0.45 ps for Gen 4. |
| Independent Output Voltage Control | Each of four output banks powered by dedicated VDDO (1.5/1.8/2.5/3.3 V), enabling direct interface to mixed-voltage FPGAs and ASICs. |
| Glitchless Frequency Adjustment | Hardware-supported 1 ppm frequency increment/decrement with <667 ns update time, enabling dynamic clock scaling without interruption. |
| Programmable Phase Offset | ±45 ns initial phase offset per output with <20 ps step resolution; critical for skew-sensitive SerDes alignment. |
| Configurable Spread Spectrum | Per-output SSC with user-defined spread (0.5–5.0%), rate (33–63 kHz), and direction; reduces EMI peak emissions in dense PCB layouts. |
Applications
| Ethernet Switch/Routing | PCIe Gen 3/4 Host Systems |
|---|---|
Use Scenario: 10 GbE line card requiring synchronized 156.25 MHz and 312.5 MHz clocks for MAC and PHY layers, plus auxiliary 25 MHz for management MCU. IC Role / Device Role / Timing Role: Quad clock generator providing four independent, low-jitter outputs with precise phase alignment between data and control domains. Use Value: Eliminates four discrete oscillators and associated layout complexity; achieves sub-10 ps inter-channel skew required for IEEE 802.3bj KR/KP compliance. |
Use Scenario: Server motherboard with CPU, GPU, and NVMe SSD all requiring PCIe Gen 4 reference clocks with strict jitter limits. IC Role / Device Role / Timing Role: Common clock source meeting PCIe Gen 4 SRNS jitter spec (≤0.45 ps RMS) across all four PCIe slots and peripherals. Use Value: Single-device timing solution avoids clock tree mismatches; spread-spectrum mode reduces EMI at 100 MHz fundamental and harmonics. |
| Broadcast Video Timing | FPGA-Based Signal Processing |
Use Scenario: SMPTE 2082/2081 video router needing 27 MHz, 74.25 MHz, 148.5 MHz, and 297 MHz clocks for SDI encode/decode, genlock, and frame sync. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast-standard frequencies from a single 25 MHz crystal reference. Use Value: Zero-ppm synthesis accuracy ensures frame-accurate synchronization across multi-channel HD/4K/8K signal paths. |
Use Scenario: High-throughput radar processing board using Xilinx Versal ACAP with multiple clock domains: PL logic (300 MHz), AI Engine (500 MHz), DDR4 memory (1200 Mbps), and ADC interface (250 MSPS). IC Role / Device Role / Timing Role: Configurable clock source delivering four precisely timed, format-matched outputs (LVDS, HCSL, LVPECL) to heterogeneous FPGA subsystems. Use Value: Independent VDDO per output allows native voltage matching to each IP block; phase adjustment aligns sampling edges across ADC/DAC chains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D08686-GM | Higher integration: includes integrated LDOs, enhanced jitter performance (0.35 ps RMS), and higher max output frequency (1.2 GHz). | Targeted at next-gen PCIe Gen 5/6 and CXL systems where ultra-low jitter and higher bandwidth are mandatory. | Select when upgrading from Gen 4 to Gen 5/6 infrastructure or when board space constraints prohibit external LDOs. |
| ICS8430I-01LG | Fixed-frequency, non-programmable quad LVDS clock fanout buffer; no synthesis capability; 0.9 ps RMS jitter. | Used in legacy systems with static clock trees where frequency flexibility is unnecessary and cost is primary. | Choose only if design requires no runtime reconfiguration and all output frequencies are known and unchanging. |
Compared with SI5338B-B08686-GM, Si5332A-D08686-GM offers lower jitter and higher frequency range but at increased cost and power; ICS8430I-01LG provides simpler, lower-cost buffering but lacks any-frequency synthesis, I²C control, or spread spectrum - limiting use to static, jitter-tolerant applications.
Availability
SI5338B-B08686-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 host systems, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338B-B08686-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and precision timing expertise.
The Si5338 product line was designed for high-performance, multi-protocol clock generation in datacenter, telecom, and broadcast equipment - emphasizing low jitter, software configurability, and compact footprint.
FAQ
What is the core supply voltage range supported by the SI5338B-B08686-GM?
The SI5338B-B08686-GM supports a core supply voltage (VDD) of 1.8 V (–5% to +10%), 2.5 V (±10%), or 3.3 V (±10%). This triple-voltage compatibility allows seamless integration into diverse power architectures without level-shifting circuitry. The device maintains full functionality and specified jitter performance across all three supply options, and its excellent PSRR minimizes sensitivity to supply noise.
Does the SI5338B-B08686-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338B-B08686-GM meets PCIe Gen 4 common clock jitter specifications with ≤0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks' recommended settings. Its design includes PLL bandwidth optimization (2–4 MHz or 2–5 MHz) and CDR alignment at 10 MHz, validated using the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4.
How many independent output frequencies can the SI5338B-B08686-GM generate simultaneously?
The SI5338B-B08686-GM can generate four independent output frequencies simultaneously - one per output channel (CLK0–CLK3). For frequencies above 350 MHz, only two unique values may be active concurrently (Fvco/4 and Fvco/6), as constrained by the internal VCO architecture. All outputs maintain 0 ppm synthesis accuracy regardless of frequency combination.
Can the SI5338B-B08686-GM operate in clock buffer (PLL bypass) mode?
Yes, the SI5338B-B08686-GM supports clock buffer mode, where the input clock passes through with minimal additive jitter (0.165 ps RMS typical, 12 kHz–20 MHz). In this mode, the PLL is disabled, propagation delay is fixed at 2.5–4 ns, and loss-of-signal detection remains functional for frequencies ≥5 MHz - enabling low-latency, deterministic timing paths.
What software tools are available to configure the SI5338B-B08686-GM?
Skyworks ClockBuilder Pro is the official GUI-based configuration tool for the SI5338B-B08686-GM. It enables full register-level setup, jitter simulation, spread-spectrum tuning, and OTP programming. Configuration files generated by ClockBuilder Pro can be exported for production programming, and the tool includes built-in validation against PCIe, Ethernet, and broadcast timing standards.
SI5338B-B08686-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B08686-GM FAQ
1.How can I place an order for SI5338B-B08686-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B08686-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B08686-GM reliable?
The price and inventory of SI5338B-B08686-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B08686-GM is usually 5 days.
3.What payment methods are accepted for SI5338B-B08686-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B08686-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B08686-GM?
SI5338B-B08686-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B08686-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B08686-GM?
For technical support, including SI5338B-B08686-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B08686-GM requirements.
6.How does Aetrix verify that SI5338B-B08686-GM is sourced from the original manufacturer or authorized distributors?
All SI5338B-B08686-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B08686-GM meets industry standards.
7.What is the process for return or replacement of SI5338B-B08686-GM?
All SI5338B-B08686-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B08686-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B08686-GM part is unused and in its original packaging.
Return procedure for SI5338B-B08686-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B08686-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

