Skyworks Solutions Inc. SI5338B-B08686-GMR
- Part No.:
- SI5338B-B08686-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B08686-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,725
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B08686-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338B-B08686-GMR datasheet, SI5338B-B08686-GMR pinout, SI5338B-B08686-GMR application, or SI5338B-B08686-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and loss-of-lock/loss-of-signal alarm support.
Technical Context
The SI5338B-B08686-GMR implements a two-stage PLL architecture: a high-stability reference stage (input frequency 5–710 MHz) followed by four independent MultiSynth™ synthesis blocks, each supporting integer or fractional-N division with programmable initial phase offset (±45 ns) and glitchless frequency increment/decrement (1 ppm steps). All outputs are fully decoupled in frequency, format, and voltage.
It supports flexible input references-including external crystals (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential clocks (5–710 MHz)-and delivers output frequencies from 0.16 MHz to 710 MHz across LVPECL, LVDS, HCSL, CML, CMOS, SSTL, and HSTL formats, with independent output supply rails (VDDO0–VDDO3).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock spec (≤0.45 ps RMS) |
| Output Count & Type | 4 differential outputs (CLK0A/B–CLK3A/B); supports up to 8 single-ended or mixed configurations |
| Frequency Range | 0.16–710 MHz per output; supports Fvco/4 and Fvco/6 for >350 MHz outputs |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, halogen-free |
| Operating Temp | –40 to +85 °C; qualified per industrial temperature grade |
Pinout & Package
SI5338B-B08686-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow standard Si5338 top-view layout: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2/3), CLK0A–CLK3B (four differential output pairs), VDD (core supply), VDDO0–VDDO3 (independent output supplies), SCL/SDA/INTR (I²C interface and interrupt), and GND/RSVD_GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential Output Pair 0 | LVPECL/LVDS/HCSL/CML-capable; independently configured frequency, format, and VDDO0 voltage |
| CLK1A / CLK1B | Differential Output Pair 1 | Same configurability as CLK0; supports phase adjustment <20 ps step accuracy |
| CLK2A / CLK2B | Differential Output Pair 2 | Independent spread-spectrum enable (5–350 MHz, 0.5–5.0% spread, 33–63 kHz rate) |
| CLK3A / CLK3B | Differential Output Pair 3 | Supports external feedback mode for zero-delay operation |
| IN1 / IN2 | Differential Input 1 | Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination |
| IN3 / IN4 | Single-Ended Input | CMOS/SSTL/HSTL-compatible; 5–350 MHz; internal 20 kΩ pull-up/pull-down configurable |
| SCL / SDA | I²C Interface | SMBus-compatible; supports 400 kHz fast-mode; used with ClockBuilder Pro for configuration |
| INTR | Interrupt Output | Open-drain status signal indicating loss-of-lock or loss-of-signal events |
| VDD | Core Supply | 1.8/2.5/3.3 V ±10%; typical core current 45 mA at 100 MHz on all outputs |
| VDDO0–VDDO3 | Output Buffer Supplies | Each independently set to 1.5/1.8/2.5/3.3 V; enables mixed-voltage system clocking |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Synthesis | Four independent fractional-N synthesizers enabling true 0 ppm frequency accuracy on all outputs |
| PCIe Compliance | Fully compliant with PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS specifications |
| Glitchless Frequency Tuning | Independent frequency increment/decrement in 1 ppm steps without output interruption |
| Programmable Phase Offset | ±45 ns range with <20 ps step resolution per output for precise skew management |
| Spread Spectrum Control | Per-output SSC with user-defined spread (0.5–5.0%), modulation rate (33–63 kHz), and center frequency |
| Alarm Monitoring | Dedicated INTR pin reports loss-of-lock and loss-of-signal conditions with sub-10 ms detection latency |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter (≤0.45 ps RMS) HCSL clocks meeting PCIe Gen 4 common clock jitter requirements. Use Value: Eliminates need for four discrete oscillators; enables board-level jitter margin optimization via independent phase alignment and SSC control. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in enterprise switches. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer supporting mixed-rate Ethernet interfaces with independent voltage and format per port. Use Value: Reduces BOM count and layout complexity while maintaining IEEE 802.3 jitter compliance across multi-gigabit lanes. |
| Broadcast Video Timing | FPGA/Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing signals (e.g., 148.5 MHz, 74.25 MHz) to video encoder/decoder ASICs in 4K/8K broadcast equipment. IC Role / Device Role / Timing Role: High-precision quad clock source with sub-1 ps RMS jitter and programmable phase offsets for pixel clock domain alignment. Use Value: Ensures deterministic inter-chip timing across parallel video data paths; supports frame-synchronous multi-channel genlock. | Use Scenario: Supplying core, memory, and peripheral clocks (e.g., 500 MHz processor clock, 1.2 GHz DDR4 clock, 200 MHz AXI bus clock) to Xilinx Versal or Intel Agilex FPGA-based systems. IC Role / Device Role / Timing Role: Configurable clock generator with independent output voltages (1.8 V for I/O, 1.2 V for core) and format flexibility (LVDS for DDR, HCSL for PCIe, CMOS for peripherals). Use Value: Simplifies power domain isolation and eliminates level-shifting components while supporting heterogeneous clock tree requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D08686-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 12 outputs via fanout | Targeted at space-constrained designs requiring ultra-low jitter and reduced external BOM | Select when crystal integration and sub-0.4 ps jitter are required; not pin-compatible with SI5338B-B08686-GMR |
| ICS853S02IAGLF | Fixed-frequency, non-programmable; 2-output LVDS device; no I²C interface or MultiSynth™ synthesis | Used in cost-sensitive, static-clocking applications where frequency agility is unnecessary | Select only for legacy fixed-frequency deployments; lacks any-frequency synthesis, PCIe Gen 4 compliance, and output configurability of SI5338B-B08686-GMR |
Compared with Si5332A-D08686-GM, SI5338B-B08686-GMR offers field-programmability and broader input reference support but higher jitter; compared with ICS853S02IAGLF, it provides full I²C configurability and PCIe Gen 4 compliance at the cost of higher design complexity and bill-of-materials count.
Availability
SI5338B-B08686-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, broadcast video timing, and FPGA/processor clocking requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338B-B08686-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video, emphasizing flexibility, precision, and system-level timing integrity.
FAQ
What is the primary function of the SI5338B-B08686-GMR in a PCIe Gen 4 system?
The SI5338B-B08686-GMR serves as a quad-output clock generator delivering four independent, low-jitter (≤0.45 ps RMS) reference clocks compliant with PCIe Gen 4 Common Clock specifications. It replaces multiple discrete oscillators, supports HCSL output format at 100 MHz, and enables per-output spread-spectrum control to reduce EMI in high-density switch cards.
Does the SI5338B-B08686-GMR support crystal-less operation?
Yes, the SI5338B-B08686-GMR supports crystal-less operation via external clock inputs: CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz). It also supports 8–30 MHz external crystals, but does not integrate an oscillator circuit - an external crystal must be used if no system clock is available.
How many independent output voltage supplies does the SI5338B-B08686-GMR support?
The SI5338B-B08686-GMR supports four independent output buffer supply rails - VDDO0, VDDO1, VDDO2, and VDDO3 - each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous generation of mixed-voltage clocks (e.g., 1.8 V LVDS for FPGA I/O and 3.3 V CMOS for legacy peripherals) without external level shifters.
Can the SI5338B-B08686-GMR generate frequencies above 350 MHz on all four outputs simultaneously?
No. The SI5338B-B08686-GMR can generate frequencies above 350 MHz (up to 710 MHz) on only two unique outputs simultaneously - specifically Fvco/4 and Fvco/6 - due to VCO frequency constraints. Other outputs are limited to ≤350 MHz in that configuration, as confirmed in Table 6 Note 6 of the datasheet.
What software tools are officially supported for configuring the SI5338B-B08686-GMR?
Skyworks' ClockBuilder Pro software is the officially supported configuration tool for the SI5338B-B08686-GMR. It enables GUI-based frequency planning, register setup, jitter analysis, and I²C programming. Configuration files generated by ClockBuilder Pro can be deployed directly to the device via its SMBus-compatible interface.
SI5338B-B08686-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B08686-GMR FAQ
1.How can I place an order for SI5338B-B08686-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B08686-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B08686-GMR reliable?
The price and inventory of SI5338B-B08686-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B08686-GMR is usually 5 days.
3.What payment methods are accepted for SI5338B-B08686-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B08686-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B08686-GMR?
SI5338B-B08686-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B08686-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B08686-GMR?
For technical support, including SI5338B-B08686-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B08686-GMR requirements.
6.How does Aetrix verify that SI5338B-B08686-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338B-B08686-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B08686-GMR meets industry standards.
7.What is the process for return or replacement of SI5338B-B08686-GMR?
All SI5338B-B08686-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B08686-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B08686-GMR part is unused and in its original packaging.
Return procedure for SI5338B-B08686-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B08686-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

