Skyworks Solutions Inc. SI5338B-B09321-GMR
- Part No.:
- SI5338B-B09321-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- -
- Datasheet:
-
SI5338B-B09321-GMR.pdf
- Description:
- IC CLOCK GENERATOR QUAD 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,139
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B09321-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independent differential output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA clock trees.
For engineers reviewing the SI5338B-B09321-GMR datasheet, SI5338B-B09321-GMR pinout, SI5338B-B09321-GMR application, or SI5338B-B09321-GMR equivalent, this page delivers verified specifications, validated pin functions, confirmed PCIe Gen 4 jitter compliance, and two field-tested alternative parts with documented functional trade-offs.
Technical Context
The SI5338B-B09321-GMR implements a dual-stage PLL architecture: a high-stability reference stage (input frequency range 5–710 MHz) followed by four independent MultiSynth™ fractional-N synthesis blocks, each feeding a configurable output driver. This enables true any-frequency synthesis with zero ppm accuracy on all outputs without requiring external loop filters.
Each output supports independent voltage selection (1.5/1.8/2.5/3.3 V), format selection (LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL), and programmable features including glitchless ±1 ppm frequency increment/decrement, <20 ps phase step resolution, and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock TJ spec of ≤33.6 ps pk-pk |
| Output Count & Type | 4 differential clock outputs (CLK0A/B through CLK3A/B); supports up to 8 single-ended or mixed configurations |
| Frequency Range | 0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution |
| Input Flexibility | Supports 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential reference |
| Supply Voltages | Core: 1.8/2.5/3.3 V; independent output buffers: 1.4–3.63 V per VDDOx rail |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3 |
| Operating Temp | –40 °C to +85 °C ambient; qualified per industrial temperature grade requirements |
Pinout & Package
SI5338B-B09321-GMR is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Skyworks Si5338 family layout and validated for signal integrity in high-frequency clock distribution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-ended input pins | Support 5–200 MHz CMOS inputs; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential clock outputs | Four independent output pairs; each configurable for LVPECL/LVDS/HCSL/CML/SSTL/HSTL |
| VDDO0–VDDO3 | Output buffer supply rails | Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage system interfacing |
| VDD | Core supply | 1.8/2.5/3.3 V core power; PSRR optimized for low-noise clock generation |
| SCL/SDA | I²C interface | SMBus-compatible 100/400 kHz control bus; supports in-system programming and dynamic reconfiguration |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling simultaneous zero-ppm-accuracy outputs at arbitrary frequencies |
| PCIe Gen 4 compliance | 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) in common clock mode; validated per PCIe Base Spec 4.0 rev 0.5 |
| Glitchless frequency tuning | ±1 ppm step size with 667 ns update time via PINC/FDEC pins; no output interruption during adjustment |
| Programmable phase offset | –45 ns to +45 ns range with <20 ps step resolution; enables precise inter-output skew control |
| Spread-spectrum capability | Configurable down-spread (0.5–5.0%) at 33–63 kHz on any output; reduces EMI in dense PCB layouts |
| External feedback mode | Enables zero-delay operation for clock forwarding applications without internal PLL latency |
Applications
| PCIe Gen 4 Root Complex | Ethernet Switch Timing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and switch fabric in server backplanes. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched phase alignment. Use Value: Eliminates need for four discrete oscillators; achieves <0.45 ps RMS jitter required for PCIe Gen 4 CDR lock stability. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processors in telecom switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer supporting mixed-rate Ethernet interfaces from a single crystal reference. Use Value: Reduces BOM count and layout area; enables dynamic reconfiguration via I²C during firmware updates. |
| FPGA Clock Tree | Broadcast Video Sync |
Use Scenario: Supplying multiple clock domains (e.g., 200 MHz logic, 400 MHz transceiver, 100 MHz AXI) to Xilinx UltraScale+ FPGAs. IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage and format per output bank. Use Value: Supports mixed I/O standards (LVDS for transceivers, HCSL for memory interfaces, CMOS for peripherals) from one IC. |
Use Scenario: Delivering SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz video reference clocks to encoder/decoder ASICs. IC Role / Device Role / Timing Role: Low-phase-jitter generator meeting broadcast-grade timing stability requirements (≤1 ps RMS). Use Value: Meets ITU-R BT.2059 jitter mask; supports frame-accurate genlock across multi-channel video systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B09321-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (A vs B variant) | Pre-configured for identical frequency plan; requires no firmware change for drop-in replacement | Select when pre-programmed configuration matches design; avoids ClockBuilder Pro setup overhead |
| ICS8430I-01T | Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 0.1–700 MHz range | Lacks frequency agility and spread-spectrum; suitable only for static clock trees with known fixed rates | Choose for cost-sensitive, non-reconfigurable designs where flexibility is unnecessary |
Compared with SI5338B-B09321-GMR, the Si5338A-B09321-GM offers identical hardware functionality but ships with factory-loaded settings, while the ICS8430I-01T trades programmability for lower unit cost and simpler validation-making it viable only in fixed-rate deployments.
Availability
SI5338B-B09321-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 server platforms, 10 GbE switching infrastructure, and FPGA-based industrial controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338B-B09321-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for communications, aerospace, and industrial markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, and broadcast video-enabling flexible, space-constrained timing architectures.
FAQ
What is the maximum output frequency supported by SI5338B-B09321-GMR?
The SI5338B-B09321-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS outputs. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to VCO constraints within the MultiSynth™ architecture.
Does SI5338B-B09321-GMR support PCIe Gen 4 Common Clock compliance?
Yes, SI5338B-B09321-GMR is explicitly validated for PCIe Gen 4 Common Clock mode with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz), meeting the PCI-SIG Base Specification 4.0 rev 0.5 requirements. Measurement uses 100 MHz HCSL outputs and Intel Clock Jitter Tool v1.6.4.
Can SI5338B-B09321-GMR generate different output voltages on separate channels?
Yes, SI5338B-B09321-GMR provides four independent VDDOx supply rails (VDDO0–VDDO3), each configurable from 1.4 V to 3.63 V. This allows simultaneous LVPECL (2.5 V), LVDS (1.8 V), HCSL (1.8 V), and CMOS (3.3 V) outputs without level-shifting components.
How is SI5338B-B09321-GMR programmed, and what tools are required?
SI5338B-B09321-GMR is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software. The tool generates configuration files, validates jitter performance, and exports register maps for integration into boot firmware or runtime reconfiguration sequences.
What is the thermal performance of SI5338B-B09321-GMR under full load?
Under full-load conditions (100 MHz on all outputs, 25 MHz reference), SI5338B-B09321-GMR draws 45 mA typical core current. Its 37 °C/W junction-to-ambient thermal resistance ensures safe operation up to +85 °C ambient when mounted on a standard 4-layer PCB with adequate copper pour under the exposed thermal pad.
SI5338B-B09321-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5338B-B09321-GMR FAQ
1.How can I place an order for SI5338B-B09321-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B09321-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B09321-GMR reliable?
The price and inventory of SI5338B-B09321-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B09321-GMR is usually 5 days.
3.What payment methods are accepted for SI5338B-B09321-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B09321-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B09321-GMR?
SI5338B-B09321-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B09321-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B09321-GMR?
For technical support, including SI5338B-B09321-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B09321-GMR requirements.
6.How does Aetrix verify that SI5338B-B09321-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338B-B09321-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B09321-GMR meets industry standards.
7.What is the process for return or replacement of SI5338B-B09321-GMR?
All SI5338B-B09321-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B09321-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B09321-GMR part is unused and in its original packaging.
Return procedure for SI5338B-B09321-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B09321-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

