Skyworks Solutions Inc. SI5338B-B09793-GMR
- Part No.:
- SI5338B-B09793-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- -
- Datasheet:
-
SI5338B-B09793-GMR.pdf
- Description:
- IC CLOCK GENERATOR QUAD 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,874
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B09793-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, PCIe, and FPGA clocking systems.
For engineers reviewing the SI5338B-B09793-GMR datasheet, SI5338B-B09793-GMR pinout, SI5338B-B09793-GMR application, or SI5338B-B09793-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package compatibility with high-density PCB layouts.
Technical Context
The SI5338B-B09793-GMR implements a two-stage PLL architecture: a high-stability input stage with programmable R-divider and a fractional-N MultiSynth™ synthesis stage per output, enabling independent frequency generation with true zero ppm accuracy. Its I²C/SMBus interface supports dynamic reconfiguration without reset.
Each of the four output drivers supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent supply rails (VDDO0–VDDO3), programmable phase offset (±45 ns, <20 ps step), and glitchless frequency increment/decrement (1 ppm steps). External feedback mode enables zero-delay operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and GbE jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel; supports LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz) |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3 |
| Operating Temperature | –40 to +85 °C ambient; qualified for industrial and telecom line card environments |
| Power Consumption | 45 mA typical core current at 100 MHz on all outputs with 25 MHz reference |
Pinout & Package
SI5338B-B09793-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per Skyworks' Si5338 family layout and validated for signal integrity in high-speed clock distribution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential Input Pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-Ended Input Pins | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; VIH/VIL referenced to VDD |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential Output Pairs | Four independent output channels; each pair configurable as LVPECL/LVDS/HCSL/CML |
| VDDO0–VDDO3 | Output Buffer Supplies | Independent 1.4–3.63 V rails per output bank; enable mixed-voltage system interfacing |
| SCL/SDA | I²C Interface | Standard SMBus-compatible serial bus (up to 400 kHz); supports in-system programming |
| INTR | Interrupt Output | Open-drain status indicator for loss-of-lock and loss-of-signal alarms |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Synthesis | Enables independent, integer/fractional-N frequency generation on all four outputs with 1 ppb resolution |
| PCIe Gen 3 SRNS Compliance | Meets 0.11–0.32 ps RMS jitter requirement under separate reference no-spread conditions |
| Programmable Spread Spectrum | Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI |
| Glitchless Frequency Tuning | Hardware-supported ±1 ppm frequency step updates via PINC/FDEC pins with sub-ns latency |
| Independent Phase Control | ±45 ns programmable offset per output with <20 ps step resolution for skew management |
| External Feedback Mode | Supports zero-delay clock buffer operation by routing output back to feedback input path |
Applications
| Ethernet Switch/Routing Timing | PCIe Gen 1–4 Clocking |
|---|---|
Use Scenario: Synchronizing multi-port 1/10 GbE PHYs and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Quad-output clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-ps jitter. Use Value: Enables deterministic packet forwarding by meeting IEEE 802.3an jitter limits and eliminating inter-port skew. |
Use Scenario: Supplying reference clocks to CPU, GPU, and peripheral controllers in server motherboards. IC Role / Device Role / Timing Role: PCIe Common Clock source delivering 100 MHz HCSL with Gen 3 SRNS-compliant jitter performance. Use Value: Guarantees link training success and sustained 8 GT/s data rates without CDR-induced errors. |
| Broadcast Video/Audio Sync | FPGA & Processor Clocking |
Use Scenario: Generating frame-locked pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and audio word clocks (e.g., 48 kHz, 96 kHz) in SDI routers. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact SMPTE ST 2082/ST 2081 frequencies from a single crystal reference. Use Value: Eliminates genlock drift and frame tearing by achieving true zero ppm accuracy across all outputs. |
Use Scenario: Providing multiple domain clocks (e.g., 100 MHz AXI, 200 MHz DDR, 300 MHz logic) to Xilinx Versal or Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Configurable clock generator supporting mixed-signal I/O banks with independent VDDO supplies. Use Value: Reduces BOM count by replacing discrete oscillators and level translators while maintaining timing closure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B09793-GMR | Same pinout and register map; differs only in factory-programmed NVM configuration (A vs B variant) | Pre-configured for different default output frequencies and formats; requires reprogramming for identical behavior | Select based on preloaded configuration-SI5338B-B09793-GMR delivers factory-tuned settings for PCIe+Ethernet use cases |
| LMK04832RHAT | Two PLLs (not four independent MultiSynth™ stages); higher power (120 mA typical); larger 48-QFN package | Targeted at JESD204B/JESD204C converter timing; lacks PCIe SRNS certification and spread-spectrum flexibility | Choose LMK04832RHAT only when ultra-low additive jitter (<0.1 ps) and dual-loop clean-up are required over multi-format flexibility |
Compared with Si5338A-B09793-GMR, the SI5338B-B09793-GMR offers identical hardware but optimized factory firmware for PCIe/Ethernet timing, while the LMK04832RHAT provides superior jitter cleaning at the cost of configurability, power, and footprint-making SI5338B-B09793-GMR the preferred choice for space-constrained, multi-protocol clocking.
Availability
SI5338B-B09793-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 4 platform development, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338B-B09793-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, and Fibre Channel-enabling flexible, software-defined timing in next-generation computing and networking platforms.
FAQ
What is the primary function of the SI5338B-B09793-GMR in a system design?
The SI5338B-B09793-GMR serves as a programmable quad clock generator that synthesizes up to four independent, precise output frequencies from a single input reference. Its role is to replace multiple fixed-frequency crystal oscillators while delivering sub-picosecond jitter performance required by PCIe Gen 3/4, 10GbE, and broadcast video systems. The SI5338B-B09793-GMR achieves this using Skyworks' patented MultiSynth™ technology and supports flexible output formats including LVDS, LVPECL, and HCSL.
Does the SI5338B-B09793-GMR support PCIe Gen 4 Common Clock compliance?
Yes, the SI5338B-B09793-GMR meets PCIe Gen 4 Common Clock jitter specifications with 0.15–0.45 ps RMS (10 kHz–50 MHz) when configured per Skyworks' recommended settings. This compliance is verified using the Skyworks PCIe Clock Jitter Tool and aligns with PCI-Express Base Specification 4.0 rev. 0.5. The SI5338B-B09793-GMR achieves this with its low-noise PLL architecture and optimized loop bandwidth settings.
Can the SI5338B-B09793-GMR generate different output voltages simultaneously?
Yes, the SI5338B-B09793-GMR supports independent output supply rails (VDDO0–VDDO3), allowing simultaneous operation at 1.5 V, 1.8 V, 2.5 V, and 3.3 V across its four output banks. This enables direct interfacing with mixed-voltage devices such as 1.8 V FPGAs, 2.5 V SerDes, and 3.3 V legacy peripherals without external level shifters. Each VDDO rail powers its corresponding CLKxA/CLKxB pair in the SI5338B-B09793-GMR.
How is the SI5338B-B09793-GMR programmed and configured?
The SI5338B-B09793-GMR is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software. This GUI tool enables full register configuration-including input selection, MultiSynth™ dividers, output format, voltage, spread spectrum, and phase offsets-without requiring custom firmware. Configuration can be stored in on-chip OTP memory, making the SI5338B-B09793-GMR operational immediately after power-up with no host intervention.
What package type and thermal characteristics does the SI5338B-B09793-GMR have?
The SI5338B-B09793-GMR uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load within the –40 to +85 °C industrial temperature range. The SI5338B-B09793-GMR's compact footprint and low thermal impedance support high-density PCB layouts in space-constrained networking and telecom modules.
SI5338B-B09793-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5338B-B09793-GMR FAQ
1.How can I place an order for SI5338B-B09793-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B09793-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B09793-GMR reliable?
The price and inventory of SI5338B-B09793-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B09793-GMR is usually 5 days.
3.What payment methods are accepted for SI5338B-B09793-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B09793-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B09793-GMR?
SI5338B-B09793-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B09793-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B09793-GMR?
For technical support, including SI5338B-B09793-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B09793-GMR requirements.
6.How does Aetrix verify that SI5338B-B09793-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338B-B09793-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B09793-GMR meets industry standards.
7.What is the process for return or replacement of SI5338B-B09793-GMR?
All SI5338B-B09793-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B09793-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B09793-GMR part is unused and in its original packaging.
Return procedure for SI5338B-B09793-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B09793-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

