Skyworks Solutions Inc. SI5338B-B11485-GM
- Part No.:
- SI5338B-B11485-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B11485-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,436
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B11485-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338B-B11485-GM datasheet, SI5338B-B11485-GM pinout, SI5338B-B11485-GM application, or SI5338B-B11485-GM equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ any-frequency synthesis (0.16–710 MHz), spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and loss-of-lock/loss-of-signal alarm support.
Technical Context
The SI5338B-B11485-GM implements a two-stage PLL architecture: a high-performance integer-N PLL for reference conditioning followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one output channel. This enables true zero-ppm frequency accuracy across all outputs without requiring external loop filters.
Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent voltage supply (VDDO0–VDDO3), programmable phase offset (±45 ns, <20 ps step), and glitchless frequency increment/decrement (1 ppm steps). Input flexibility includes crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS). |
| Output Frequency Range | 0.16–710 MHz per channel; supports up to two >350 MHz outputs simultaneously (Fvco/4 & Fvco/6). |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz). |
| Output Voltage Per Driver | Independent 1.5/1.8/2.5/3.3 V supply per VDDOx pin; enables mixed-voltage system interfacing. |
| Spread Spectrum | Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate. |
| Core Supply | Single 1.8/2.5/3.3 V supply (±10% tolerance); 45 mA typical current at 100 MHz on all outputs. |
| Operating Temperature | –40 °C to +85 °C; qualified for industrial and telecom line card environments. |
Pinout & Package
SI5338B-B11485-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet (pages 33–37).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination. |
| IN3/IN4 | Single-ended input pins | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; DC-coupled with internal biasing. |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential output pairs | Four independent output channels; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx supply. |
| VDDO0–VDDO3 | Output buffer supplies | Enable independent voltage setting per output channel (1.4–3.63 V range). |
| SCL/SDA | I²C interface | Standard SMBus-compatible 2-wire serial interface for configuration and status monitoring. |
| INTR | Interrupt output | Open-drain signal indicating loss-of-lock, loss-of-signal, or other fault conditions. |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling any-frequency output (0.16–710 MHz) with zero ppm error. |
| PCIe Gen 4 compliance | Meets PCIe Base Spec 4.0 common clock jitter requirement (≤0.45 ps RMS, 10 kHz–50 MHz). |
| Independent phase control | Programmable initial phase offset (±45 ns) and fine-grained adjustment (<20 ps step) per output. |
| Glitchless frequency tuning | Hardware-supported frequency increment/decrement (1 ppm steps) without output interruption. |
| Flexible input architecture | Five input options: crystal oscillator, CMOS, SSTL, HSTL, or differential - simplifies board-level clock tree design. |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, spread-spectrum-enabled reference clocks meeting PCIe Gen 4 SRNS requirements. Use Value: Enables deterministic latency and link reliability across multi-lane, multi-device topologies without discrete oscillators per port. |
Use Scenario: Generating 125 MHz LVDS clocks for 10 GbE PHYs and 156.25 MHz CMOS clocks for packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer replacing multiple fixed-frequency crystals while maintaining sub-ps jitter performance. Use Value: Reduces BOM count, PCB area, and power vs. discrete oscillator solutions; supports dynamic frequency scaling via I²C. |
| Broadcast Video Timing | Processor & FPGA Clocking |
Use Scenario: Delivering SMPTE ST 2082-compliant 297 MHz and 594 MHz LVPECL clocks to video serializer/deserializer ICs in 4K/8K broadcast equipment. IC Role / Device Role / Timing Role: High-precision, low-phase-noise clock source supporting exact video pixel clock frequencies with zero ppm error. Use Value: Eliminates frame sync errors and timing drift between camera, processing, and display subsystems. |
Use Scenario: Supplying 1 GHz DDR4 memory clock (LVDS), 500 MHz processor core clock (HCSL), and 100 MHz peripheral bus clock (CMOS) from a single device in an SoC-based industrial controller. IC Role / Device Role / Timing Role: Configurable quad clock generator with independent output voltages and formats for heterogeneous system-on-module timing. Use Value: Simplifies power domain isolation and eliminates inter-clock skew between memory, CPU, and I/O subsystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B11485-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (A vs. B variant). | Identical functional scope; B variant includes preloaded PCIe Gen 4-optimized settings. | Select SI5338B-B11485-GM when PCIe Gen 4 SRNS compliance is required out-of-box; A variant requires full ClockBuilder Pro reconfiguration. |
| LMK04832RHAR | Two PLLs (not four independent synthesizers); higher power (120 mA typical); larger 48-QFN package. | Targeted at ultra-low-jitter RF and instrumentation; lacks per-output spread spectrum and independent VDDO control. | Choose LMK04832RHAR only if dual-loop jitter cleaning is needed; SI5338B-B11485-GM offers superior integration for PCIe/Ethernet timing. |
Compared with Si5338A-B11485-GM, the SI5338B-B11485-GM delivers PCIe Gen 4 SRNS compliance without reprogramming; versus LMK04832RHAR, it provides four independent synthesizers in half the footprint and 60% lower core current, making it optimal for space- and power-constrained serial interface timing.
Availability
SI5338B-B11485-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, 10 GbE routing, and broadcast video synchronization requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338B-B11485-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 family is designed as a highly configurable, low-jitter clock generator platform for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video, emphasizing programmability, integration, and compliance with evolving timing standards.
FAQ
What is the primary function of the SI5338B-B11485-GM?
The SI5338B-B11485-GM is an I²C-programmable quad clock generator IC that synthesizes four independent, low-jitter output clocks from a single reference input. Its core function is to replace multiple fixed-frequency crystal oscillators in systems requiring precise, flexible timing-such as PCIe Gen 4 switches, 10 GbE routers, and broadcast video equipment-while maintaining zero ppm frequency accuracy and sub-ps jitter performance.
Does the SI5338B-B11485-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338B-B11485-GM is explicitly compliant with PCIe Gen 4 Common Clock specifications, delivering ≤0.45 ps RMS jitter (10 kHz–50 MHz) in HCSL format at 100 MHz. It also meets PCIe Gen 3 SRNS requirements (≤0.32 ps RMS) and supports spread-spectrum clocking to reduce EMI in high-density PCB layouts-key features validated in Skyworks' Rev. 1.6 datasheet (Table 12).
How many output formats does the SI5338B-B11485-GM support per channel?
The SI5338B-B11485-GM supports five output signal formats per channel: LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL. Each of its four output drivers can be independently configured for any supported format and voltage level (1.5/1.8/2.5/3.3 V), enabling direct interfacing with diverse logic families-including FPGA I/O banks, ASIC clock inputs, and memory controllers-without external level-shifting circuitry.
What reference inputs are compatible with the SI5338B-B11485-GM?
The SI5338B-B11485-GM accepts five reference input types: (1) 8–30 MHz fundamental-mode crystal, (2) 5–200 MHz CMOS, (3) 5–350 MHz SSTL or HSTL, and (4) 5–710 MHz differential (LVDS/LVPECL/CML). Inputs are assigned to dedicated pins (IN1/IN2, IN5/IN6 for differential; IN3/IN4 for single-ended), and the device automatically detects and conditions the selected reference for optimal PLL performance.
Is ClockBuilder Pro software required to configure the SI5338B-B11485-GM?
ClockBuilder Pro is not strictly required but strongly recommended for configuring the SI5338B-B11485-GM. While the device supports direct I²C register writes, ClockBuilder Pro provides GUI-driven setup, PCIe/Ethernet template loading, jitter simulation, and one-click programming of the on-chip OTP NVM. Skyworks confirms SI5338B-B11485-GM ships with factory-loaded PCIe Gen 4 settings-enabling immediate use without software-but full customization of all 4 outputs demands ClockBuilder Pro or equivalent register-level tools.
SI5338B-B11485-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- Yes with Bypass
- Main Purpose:
- Ethernet, Fibre Channel, PCI Express (PCIe), Telecom
- Input:
- CML, CMOS, HCSL, HSCT, HSTL, LVDS, LVPECL, SSTL, Crystal
- Output:
- CML, HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:4
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 350MHz
- Voltage - Supply:
- 1.71V ~ 1.98V, 2.25V ~ 2.75V, 2.97V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B11485-GM FAQ
1.How can I place an order for SI5338B-B11485-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B11485-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B11485-GM reliable?
The price and inventory of SI5338B-B11485-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B11485-GM is usually 5 days.
3.What payment methods are accepted for SI5338B-B11485-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B11485-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B11485-GM?
SI5338B-B11485-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B11485-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B11485-GM?
For technical support, including SI5338B-B11485-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B11485-GM requirements.
6.How does Aetrix verify that SI5338B-B11485-GM is sourced from the original manufacturer or authorized distributors?
All SI5338B-B11485-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B11485-GM meets industry standards.
7.What is the process for return or replacement of SI5338B-B11485-GM?
All SI5338B-B11485-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B11485-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B11485-GM part is unused and in its original packaging.
Return procedure for SI5338B-B11485-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B11485-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

