Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B01917-GMR

Name: SI5338C-B01917-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B01917-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B01917-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B01917-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,444

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B01917-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ PLL synthesis to deliver four independent, any-frequency clocks with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications including PCIe, Ethernet, and FPGA clocking.

For engineers reviewing the SI5338C-B01917-GMR datasheet, SI5338C-B01917-GMR pinout, SI5338C-B01917-GMR application, or SI5338C-B01917-GMR equivalent, this device offers zero-ppm frequency accuracy per output, independent voltage control (1.5/1.8/2.5/3.3 V), glitchless 1-ppm frequency increment/decrement, and <20 ps phase step resolution - critical for jitter-sensitive SerDes and multi-clock domain synchronization.

Technical Context

The SI5338C-B01917-GMR integrates a two-stage synthesis architecture: a primary PLL with 1.6 MHz loop bandwidth locks to an input reference (8–30 MHz crystal or 5–710 MHz differential/CMOS/SSTL/HSTL), followed by four independent MultiSynth™ fractional-N synthesizers driving configurable output buffers. Each output supports integer or fractional mode operation, with programmable initial phase offset (±45 ns) and real-time phase/frequency adjustment via pin or I²C.

It operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw, features loss-of-lock and loss-of-signal alarms, and supports spread-spectrum clocking (0.5–5.0% spread, 33–63 kHz modulation) on any output. The device implements external feedback for zero-delay mode and includes OTP NVM for factory programming.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3/4 and GbE jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL
Input Reference Support	8–30 MHz crystal, or 5–710 MHz differential/CMOS/SSTL/HSTL clock
Supply Voltage	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Temperature Range	–40 °C to +85 °C; qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch; RoHS-compliant, halogen-free
Interface	I²C/SMBus-compatible serial interface; supports ClockBuilder Pro configuration software

Pinout & Package

SI5338C-B01917-GMR is housed in a 24-lead, 4 mm × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair	Accepts 5–710 MHz AC-coupled differential reference; requires external 100 Ω termination
IN3, IN4	Single-ended CMOS inputs	Support 5–200 MHz DC-coupled clock; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A, CLK0B – CLK3A, CLK3B	Differential output pairs	Four independent outputs; each configurable as LVPECL/LVDS/HCSL/CML with selectable VDDOx
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V per output bank; enables mixed-voltage system interfacing
SCL, SDA	I²C interface	Standard bidirectional I²C bus (up to 400 kHz); supports ClockBuilder Pro programming
INTR	Interrupt output	Open-drain status indicator for loss-of-lock or loss-of-signal events
VDD	Core supply	Single 1.8/2.5/3.3 V supply; PSRR optimized for low-noise clock generation
GND, RSVD_GND	Ground terminals	Multiple ground pins including dedicated reserved ground for noise isolation

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy on all outputs
PCIe Gen 1–4 compliance	Meets Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS), verified per Intel Clock Jitter Tool
Glitchless frequency tuning	1 ppm step size with pin-controlled increment/decrement; update time ≤667 ns above 18 MHz
Programmable phase alignment	±45 ns initial offset and <20 ps step resolution per output for precise inter-channel skew control
Flexible spread-spectrum	Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, supports EMI reduction
Zero-delay mode	External feedback path enables deterministic input-to-output delay matching for synchronous systems

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: High-density 32-lane PCIe Gen 4 switch ASIC requiring four synchronized, low-jitter reference clocks for SerDes lanes and management logic. IC Role / Device Role / Timing Role: Quad clock generator providing independent 100 MHz HCSL (lane clocks) and 25 MHz CMOS (management) outputs with matched phase alignment. Use Value: Meets PCIe Gen 4 Common Clock TJ spec (<33.6 ps pk-pk) and eliminates need for four discrete oscillators, reducing BOM count and board area.	Use Scenario: 10 GbE/25 GbE line card with multiple PHYs and MACs needing scalable, programmable clock sources across different voltage domains. IC Role / Device Role / Timing Role: Configurable clock source delivering 156.25 MHz LVDS (PHY), 125 MHz LVPECL (MAC), and 25 MHz CMOS (control logic) simultaneously. Use Value: Independent VDDOx per output enables direct interface to mixed-voltage PHYs without level shifters; 0.7 ps RMS jitter ensures clean eye diagrams.
FPGA/ASIC Clock Distribution	Broadcast Video Timing
Use Scenario: High-end FPGA-based video processing platform requiring multiple clock domains (e.g., 27 MHz pixel clock, 148.5 MHz TMDS, 100 MHz AXI, 200 MHz DDR). IC Role / Device Role / Timing Role: Any-frequency clock generator synthesizing exact frequencies from a single 25 MHz crystal reference. Use Value: Eliminates crystal inventory complexity; fractional synthesis avoids frequency translation errors; phase adjustment aligns pixel and data sampling edges.	Use Scenario: SMPTE ST 2110 IP video router needing genlock-capable, ultra-low-jitter clocks for SDI-to-IP conversion and frame synchronization. IC Role / Device Role / Timing Role: Precision timing IC generating 74.25 MHz (HD), 148.5 MHz (UHD), and 297 MHz (4K) clocks with sub-20 ps phase step resolution. Use Value: Supports broadcast-grade jitter performance (<1 ps RMS) when using low-noise differential inputs; spread-spectrum disabled for critical timing paths.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: High-density 32-lane PCIe Gen 4 switch ASIC requiring four synchronized, low-jitter reference clocks for SerDes lanes and management logic.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 100 MHz HCSL (lane clocks) and 25 MHz CMOS (management) outputs with matched phase alignment.

Use Value: Meets PCIe Gen 4 Common Clock TJ spec (<33.6 ps pk-pk) and eliminates need for four discrete oscillators, reducing BOM count and board area.

Use Scenario: 10 GbE/25 GbE line card with multiple PHYs and MACs needing scalable, programmable clock sources across different voltage domains.

IC Role / Device Role / Timing Role: Configurable clock source delivering 156.25 MHz LVDS (PHY), 125 MHz LVPECL (MAC), and 25 MHz CMOS (control logic) simultaneously.

Use Value: Independent VDDOx per output enables direct interface to mixed-voltage PHYs without level shifters; 0.7 ps RMS jitter ensures clean eye diagrams.

FPGA/ASIC Clock Distribution

Broadcast Video Timing

Use Scenario: High-end FPGA-based video processing platform requiring multiple clock domains (e.g., 27 MHz pixel clock, 148.5 MHz TMDS, 100 MHz AXI, 200 MHz DDR).

IC Role / Device Role / Timing Role: Any-frequency clock generator synthesizing exact frequencies from a single 25 MHz crystal reference.

Use Value: Eliminates crystal inventory complexity; fractional synthesis avoids frequency translation errors; phase adjustment aligns pixel and data sampling edges.

Use Scenario: SMPTE ST 2110 IP video router needing genlock-capable, ultra-low-jitter clocks for SDI-to-IP conversion and frame synchronization.

IC Role / Device Role / Timing Role: Precision timing IC generating 74.25 MHz (HD), 148.5 MHz (UHD), and 297 MHz (4K) clocks with sub-20 ps phase step resolution.

Use Value: Supports broadcast-grade jitter performance (<1 ps RMS) when using low-noise differential inputs; spread-spectrum disabled for critical timing paths.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B-GM	Same pinout and architecture; factory-programmed with fixed configuration (no field reprogramming via I²C)	Used in cost-sensitive, high-volume applications where clock frequencies are static and pre-validated	Select SI5338C-B01917-GMR when field programmability, dynamic frequency tuning, or custom configurations are required.
LMK04832ISQE/NOPB	Two PLLs (not four independent synthesizers); higher power (120 mA), larger 48-QFN package; supports JESD204B	Targeted at RF/data converter timing with dual-loop jitter cleaning; less flexible for multi-frequency, multi-format routing	Choose SI5338C-B01917-GMR for compact, low-power, four-output flexibility in networking and computing; LMK04832 for jitter-cleaning-heavy RF systems.

Compared with Si5338A-B-GM and LMK04832ISQE/NOPB, SI5338C-B01917-GMR uniquely balances field-programmability, ultra-low jitter (0.7 ps RMS), quad independent outputs in a 4×4 mm footprint, and PCIe Gen 4 compliance - making it optimal for space-constrained, high-speed serial interface designs requiring post-silicon clock customization.

Availability

SI5338C-B01917-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and FPGA/ASIC clock distribution requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338C-B01917-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces - designed specifically to replace multiple crystals and simplify timing architecture in PCIe, Ethernet, and processor-based systems.

FAQ

What is the default factory configuration of the SI5338C-B01917-GMR?

The SI5338C-B01917-GMR ships unprogrammed with default register values that disable outputs and configure the device for I²C initialization. It requires configuration via ClockBuilder Pro or custom I²C writes before functional use. Unlike Si5338A variants, no factory-loaded frequency profile is present - full programmability is retained out-of-box.

Does the SI5338C-B01917-GMR support PCIe Gen 4 Separate Reference No Spread (SRNS) mode?

Yes, the SI5338C-B01917-GMR meets PCIe Gen 4 SRNS jitter specifications (0.11–0.45 ps RMS) when configured with a PLL bandwidth of 2–4 MHz and CDR set to 10 MHz. This is validated per PCI-Express Base Specification 4.0 rev. 0.5 and confirmed using the Skyworks PCIe Clock Jitter Tool.

Can the SI5338C-B01917-GMR generate four different frequencies above 350 MHz simultaneously?

No. Per the datasheet, only two unique frequencies above 350 MHz can be generated simultaneously - specifically Fvco/4 and Fvco/6 - due to VCO frequency constraints. Other outputs must be ≤350 MHz or derived from integer division of those two high-frequency sources.

What is the maximum output current per VDDO pin on the SI5338C-B01917-GMR?

The SI5338C-B01917-GMR supports up to 30 mA per VDDO supply (e.g., VDDO0–VDDO3) under worst-case LVPECL 710 MHz operation. Typical current draw is lower: 8 mA for LVDS at 710 MHz, 20 mA for HCSL at 250 MHz, and 13–18 mA for CMOS at 200 MHz depending on VDDO voltage (1.8/2.5/3.3 V).

Is the SI5338C-B01917-GMR pin-compatible with other Si5338 variants like the Si5338B or Si5338D?

Yes, all Si5338 variants - including SI5338C-B01917-GMR, Si5338B, and Si5338D - share identical 24-QFN packaging, pinout, and electrical interface. Differences lie solely in factory-programmed OTP content and supported frequency ranges; hardware replacement is mechanically and electrically seamless.

SI5338C-B01917-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: Yes

Main Purpose:: Ethernet, Fibre Channel, PCI Express (PCIe), Telecom

Input:: CML, CMOS, HCSL, HSCL, HSTL, LVDS, LVPECL, SSTL, Crystal

Output:: HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL

Number of Circuits:: 1

Ratio - Input:Output:: 3:4

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 200MHz

Voltage - Supply:: 1.71V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B01917-GMR FAQ

1.How can I place an order for SI5338C-B01917-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B01917-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B01917-GMR reliable?

The price and inventory of SI5338C-B01917-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B01917-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B01917-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B01917-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B01917-GMR?

SI5338C-B01917-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B01917-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B01917-GMR?

For technical support, including SI5338C-B01917-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B01917-GMR requirements.

6.How does Aetrix verify that SI5338C-B01917-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B01917-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B01917-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B01917-GMR?

All SI5338C-B01917-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B01917-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B01917-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B01917-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…