Skyworks Solutions Inc. SI5338C-B04266-GM
- Part No.:
- SI5338C-B04266-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B04266-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,851
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B04266-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338C-B04266-GM datasheet, SI5338C-B04266-GM pinout, SI5338C-B04266-GM application, or SI5338C-B04266-GM equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL), independent per-output voltage (1.5–3.3 V), any-frequency synthesis (0.16–710 MHz), spread-spectrum control, and PCIe jitter compliance.
Technical Context
The SI5338C-B04266-GM implements a two-stage PLL architecture with a high-frequency VCO and patented MultiSynth™ fractional-N synthesis per output channel. Each of its four output drivers features independent frequency, phase, voltage, and format configuration - enabling true zero-ppm accuracy across all outputs without shared dividers.
It supports multiple reference inputs: external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz). The device operates in either full PLL mode or low-additive-jitter clock buffer mode (PLL bypass), with loss-of-lock and loss-of-signal alarms for system monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 3/4 common clock jitter requirements |
| Output Frequency Range | 0.16–710 MHz; supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture-sensitive level 3 |
| Operating Temperature | –40 °C to +85 °C; qualified for industrial and telecom line card environments |
| I²C Interface | SMBus-compatible, 100 kHz/400 kHz standard/fast mode; enables field reprogramming without hardware change |
Pinout & Package
SI5338C-B04266-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH/VIL referenced to VDD |
| CLK0A–CLK3B | Differential output pairs (4 channels) | Each pair configurable as LVPECL/LVDS/HCSL/CML; independent voltage and format per channel |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output bank; decoupling required per pin |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply for PLL, logic, and memory; PSRR optimized for noise immunity |
| SCL, SDA | I²C serial interface | Standard bidirectional bus; supports in-system programming and dynamic frequency adjustment |
| INTR | Interrupt output | Open-drain status signal indicating loss-of-lock or loss-of-signal events |
| RSVD_GND | Reserved ground | Internal no-connect; must be tied to GND for mechanical stability and thermal performance |
Key Features
| Feature | Design Value |
|---|---|
| Independent per-output frequency synthesis | Four fully independent MultiSynth™ engines enable simultaneous generation of unrelated frequencies (e.g., 100 MHz PCIe + 125 MHz Ethernet + 156.25 MHz SerDes + 200 MHz processor clock) |
| Programmable phase offset | ±45 ns range with <20 ps step resolution; enables precise skew alignment across multi-lane interfaces like PCIe or DDR |
| Glitchless frequency tuning | 1 ppm increment/decrement via pin or I²C; avoids clock interruptions during runtime adjustments in adaptive systems |
| Configurable spread spectrum | 0.5–5.0% down-spread at 33–63 kHz modulation rate on any output; reduces EMI without affecting timing margins |
| Zero-delay mode support | External feedback path allows synchronous clock distribution with matched input-to-output latency; critical for deterministic timing in backplanes |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned 100 MHz HCSL clocks meeting PCIe Gen 4 Common Clock jitter spec (<0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators; enables board-level jitter optimization via shared reference and programmable phase alignment. | Use Scenario: Generating 125 MHz and 156.25 MHz clocks for 1/10 GbE PHYs and packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates with zero ppm error and sub-1 ps RMS jitter. Use Value: Supports mixed-rate port configurations on a single chip; simplifies BOM and layout while maintaining SERDES eye margin. |
| Broadcast Video Sync Generator | FPGA-Based Test Equipment |
Use Scenario: Delivering genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks to SDI transceivers and video processing FPGAs in broadcast infrastructure. IC Role / Device Role / Timing Role: Programmable quad clock source with independent voltage and format per output (LVDS for FPGA, HCSL for serializer, CMOS for control logic). Use Value: Replaces multiple crystals and buffers; enables field-upgradable timing profiles via I²C for multi-standard support (SD/HD/UHD). | Use Scenario: Supplying precisely timed stimulus and capture clocks (e.g., 200 MHz, 312.5 MHz, 500 MHz) to high-speed digital I/O banks in automated test equipment. IC Role / Device Role / Timing Role: Low-phase-noise frequency synthesizer with independent per-output phase control and glitchless tuning. Use Value: Enables sub-nanosecond timing calibration across parallel channels; supports real-time clock rate adaptation during test sequence execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06983-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs; requires different programming flow | Targeted at space-constrained, ultra-low-jitter applications (e.g., 5G baseband, optical modules); not drop-in compatible | Select when jitter budget is <0.4 ps RMS and crystal integration is preferred; requires ClockBuilder Pro v2.x and updated firmware |
| ICS853S01AGI-01LFT | Fixed-frequency, non-programmable quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter; 3.3 V only | Limited to static clock fanout; no frequency translation or spread spectrum; suitable only for simple replication use cases | Choose only for cost-sensitive, fixed-rate applications where programmability is unnecessary and jitter tolerance >1 ps RMS is acceptable |
Compared with Si5332A-D06983-GM and ICS853S01AGI-01LFT, SI5338C-B04266-GM delivers field-programmable any-frequency synthesis with PCIe Gen 4 compliance and flexible voltage/format per output - making it optimal for multi-protocol, multi-rate systems requiring design reuse and future-proofing without hardware revision.
Availability
SI5338C-B04266-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, broadcast video sync generation, and FPGA-based test equipment requiring stable component supply across long production lifecycles.
Supply support for SI5338C-B04266-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line was designed to replace multiple discrete timing components in high-speed serial interface systems, delivering programmable, low-jitter clock generation with minimal board area and power consumption.
FAQ
What is the maximum output frequency supported by SI5338C-B04266-GM in LVPECL mode?
The SI5338C-B04266-GM supports LVPECL outputs up to 710 MHz, as confirmed in Table 6 of the official datasheet. This capability applies when using differential outputs with appropriate termination and layout practices to maintain signal integrity and jitter performance. The device achieves this using its high-frequency VCO and MultiSynth™ synthesis engine, which maintains 0.7 ps RMS jitter even at upper-band frequencies.
Does SI5338C-B04266-GM support PCIe Gen 4 Common Clock compliance?
Yes, SI5338C-B04266-GM is explicitly specified for PCIe Gen 4 Common Clock compliance, with measured RMS jitter of 0.15–0.45 ps (10 kHz–50 MHz) under defined test conditions. This compliance is documented in Table 12 of the datasheet and verified using the Skyworks PCIe Clock Jitter Tool per Intel Clock Jitter Tool v1.6.4 methodology.
Can SI5338C-B04266-GM generate four completely independent output frequencies simultaneously?
Yes, SI5338C-B04266-GM uses four independent MultiSynth™ synthesis blocks, allowing truly independent frequency generation - for example, 100 MHz (PCIe), 125 MHz (GbE), 156.25 MHz (SerDes), and 200 MHz (processor) - all with zero ppm error and no shared dividers. Each output supports independent format, voltage, phase, and spread-spectrum settings.
What reference inputs does SI5338C-B04266-GM accept?
SI5338C-B04266-GM accepts four types of reference inputs: external crystal (8–30 MHz), single-ended CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz). Input pins IN1/IN2 and IN5/IN6 are dedicated differential pairs; IN3/IN4 support single-ended signals. All inputs include loss-of-signal detection.
Is ClockBuilder Pro software required to configure SI5338C-B04266-GM?
No, ClockBuilder Pro is optional but strongly recommended for SI5338C-B04266-GM configuration. The device supports full I²C register-level programming, but ClockBuilder Pro provides GUI-driven setup, jitter optimization, PCIe compliance validation, and one-click configuration file generation - significantly reducing development time and risk of misconfiguration.
SI5338C-B04266-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B04266-GM FAQ
1.How can I place an order for SI5338C-B04266-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B04266-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B04266-GM reliable?
The price and inventory of SI5338C-B04266-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B04266-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B04266-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B04266-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B04266-GM?
SI5338C-B04266-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B04266-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B04266-GM?
For technical support, including SI5338C-B04266-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B04266-GM requirements.
6.How does Aetrix verify that SI5338C-B04266-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B04266-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B04266-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B04266-GM?
All SI5338C-B04266-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B04266-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B04266-GM part is unused and in its original packaging.
Return procedure for SI5338C-B04266-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B04266-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

