Skyworks Solutions Inc. SI5338C-B04376-GM
- Part No.:
- SI5338C-B04376-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B04376-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,982
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B04376-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing.
For engineers reviewing the SI5338C-B04376-GM datasheet, SI5338C-B04376-GM pinout, SI5338C-B04376-GM application, or SI5338C-B04376-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage per driver (1.5–3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and loss-of-lock/loss-of-signal alarm support.
Technical Context
The SI5338C-B04376-GM implements a two-stage PLL architecture: a high-performance integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating each output. Each output supports programmable phase offset (<20 ps step resolution), frequency increment/decrement (1 ppm steps), and spread-spectrum modulation (33–63 kHz rate).
Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz); outputs support LVPECL/LVDS (0.16–710 MHz), HCSL (0.16–250 MHz), CMOS (0.16–200 MHz), and SSTL/HSTL (0.16–350 MHz), with independent VDDO per driver (1.4–3.63 V) and full I²C/SMBus configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical - meets PCIe Gen 3/4 and GbE jitter requirements without external filtering |
| Output Frequency Range | 0.16–710 MHz per channel - covers PCIe reference (100 MHz), Ethernet (125/156.25 MHz), and Fibre Channel (1.0625 GHz ÷ 2 = 531.25 MHz) |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables direct connection to FPGA clocks or line-card references |
| Supply Voltages | VDD core: 1.8/2.5/3.3 V ±10%; VDDO per output: 1.4–3.63 V - allows mixed-voltage system integration without level shifters |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch - compatible with standard PCB assembly and thermal management for industrial temperature range (–40 to +85 °C) |
| PCIe Compliance | Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliant - validated for use in server, storage, and switch applications requiring strict jitter limits |
Pinout & Package
SI5338C-B04376-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet, Section 7 (Pin Descriptions) and Section 8 (Device Pinout by Part Number).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept 5–710 MHz differential clocks; require external 100 Ω termination for optimal jitter performance |
| IN3, IN4 | Single-ended input pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH/VIL thresholds scale with VDD |
| CLK0A/CLK0B to CLK3A/CLK3B | Differential output pairs | Four independent outputs; each pair supports LVPECL/LVDS/HCSL/CML with programmable common-mode voltage |
| VDDO0–VDDO3 | Output buffer supply pins | Independent 1.4–3.63 V supplies per output bank - enable mixed-signal interface (e.g., 1.8 V FPGA + 3.3 V ASIC) |
| SCL, SDA | I²C/SMBus interface | Standard 100/400 kHz operation; supports in-system programming and dynamic frequency adjustment |
| INTR | Interrupt output | Open-drain status signal indicating loss-of-lock or loss-of-signal - enables real-time system monitoring without polling |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs simultaneously - eliminates need for multiple crystals or trimming components |
| Independent output voltage per driver | Permits direct interfacing with diverse logic families (1.5 V HSTL, 1.8 V LVDS, 3.3 V CMOS) without external level translators |
| Glitchless frequency adjustment | 1 ppm incremental/decremental tuning via PINC/FDEC pins - supports dynamic clock scaling in telecom and test equipment |
| Programmable phase offset | <20 ps step resolution across –45 to +45 ns range - enables precise skew control for SerDes alignment and DDR timing closure |
| Spread spectrum modulation | Configurable 0.5–5.0% down-spread at 33–63 kHz - reduces EMI peak emissions in dense PCB layouts without affecting timing margins |
Applications
| PCIe Gen 3/4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 3/4 endpoints and root complexes in enterprise switches and accelerators. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, SRNS-compliant clocks with independent phase alignment per lane group. Use Value: Meets PCIe Gen 4 total jitter limit of ≤33.6 ps pk-pk while enabling flexible layout with four independent outputs routed to separate ASICs. | Use Scenario: Generating 125 MHz (1 GbE), 156.25 MHz (10 GbE), and 312.5 MHz (25 GbE) clocks for multi-rate Ethernet PHYs and MACs in carrier-grade routers. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing discrete oscillators and supporting protocol agility across 1/10/25 GbE line cards. Use Value: Eliminates BOM proliferation and board space for multiple crystals; achieves 0.7 ps RMS jitter required for 25 GbE NRZ link budgets. |
| Broadcast Video Timing | FPGA/Processor Clocking |
Use Scenario: Delivering genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks to SDI transceivers and video processing FPGAs in broadcast infrastructure. IC Role / Device Role / Timing Role: Precision clock generator with programmable initial phase offset and low deterministic jitter for frame-synchronized video distribution. Use Value: Enables sub-20 ps phase step resolution for lip-sync alignment and meets SMPTE ST 2082-1 jitter requirements (<1.5 ps RMS). | Use Scenario: Supplying core, memory, and peripheral clocks to Xilinx Versal or Intel Agilex FPGAs in AI inference and edge compute platforms. IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed-voltage domains (1.0 V core, 1.2 V memory, 1.8 V I/O) with independent frequency and phase control. Use Value: Reduces FPGA clocking complexity by consolidating four clock trees into one IC with I²C runtime reconfiguration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B-GM | Same architecture but factory-programmed with fixed configuration; no field reprogramming via I²C | Suitable for cost-sensitive, high-volume applications where clock frequencies are static | Select SI5338C-B04376-GM when dynamic I²C reconfiguration, spread-spectrum tuning, or phase adjustment is required |
| ICS853S01AGI-01LFT | Fixed 1:4 LVDS fanout buffer; no frequency synthesis, no I²C, no spread spectrum | Limited to clock distribution only; requires external oscillator and cannot translate frequencies | Choose SI5338C-B04376-GM when any-frequency generation, jitter cleanup, or multi-protocol support (PCIe/Ethernet/video) is needed |
Compared with Si5338A-B-GM and ICS853S01AGI-01LFT, SI5338C-B04376-GM uniquely delivers field-programmable any-frequency synthesis, independent output voltage control, and PCIe Gen 4–compliant jitter performance - making it suitable for agile, multi-standard systems where clock requirements evolve post-deployment.
Availability
SI5338C-B04376-GM is available at Aetrix Electronics and suitable for PCIe switch timing, Ethernet routing, broadcast video synchronization, and FPGA clocking applications requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for SI5338C-B04376-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 family is designed as a high-performance, low-jitter clock generator platform targeting multi-protocol serial interface timing - specifically engineered to replace discrete oscillators and simplify clock tree design in PCIe, Ethernet, and broadcast video systems.
FAQ
What is the primary function of the SI5338C-B04376-GM?
The SI5338C-B04376-GM is an I²C-programmable quad clock generator that synthesizes any frequency from 0.16 to 710 MHz on each of its four independent outputs using Skyworks' MultiSynth™ technology. It serves as a replacement for up to four crystal oscillators, supporting PCIe Gen 1–4, Ethernet, broadcast video, and FPGA clocking applications with 0.7 ps RMS typical phase jitter and flexible input/output voltage configurations.
Does the SI5338C-B04376-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338C-B04376-GM is explicitly specified for PCIe Gen 4 Common Clock compliance with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) and meets the PCI-Express Base Specification 4.0 rev. 0.5 requirements. Its low-jitter performance, programmable PLL bandwidth (2–5 MHz), and SRNS mode support make it suitable for high-speed switch and accelerator applications requiring Gen 4 timing integrity.
How many input reference sources does the SI5338C-B04376-GM support?
The SI5338C-B04376-GM supports six input reference sources: two differential pairs (IN1/IN2 and IN5/IN6), two single-ended pins (IN3 and IN4), and an internal crystal oscillator circuit compatible with 8–30 MHz crystals. This allows flexible connectivity to external clocks (e.g., 25 MHz PCIe refclk, 125 MHz Ethernet clock) or crystal-based local timing.
Can the SI5338C-B04376-GM generate different output voltages on each channel?
Yes, the SI5338C-B04376-GM provides independent VDDO supply pins (VDDO0–VDDO3) for each output bank, supporting 1.4–3.63 V per driver. This enables simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs without external level shifters - critical for interfacing with heterogeneous logic families in modern SoC and FPGA designs.
Is ClockBuilder Pro software required to configure the SI5338C-B04376-GM?
No, ClockBuilder Pro is optional but strongly recommended for efficient configuration of the SI5338C-B04376-GM. The device supports full I²C/SMBus register-level programming, allowing custom firmware to write configuration data directly. However, ClockBuilder Pro simplifies setup by auto-generating initialization scripts, validating jitter performance, and exporting configuration files for production programming - significantly reducing development time for SI5338C-B04376-GM integration.
SI5338C-B04376-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B04376-GM FAQ
1.How can I place an order for SI5338C-B04376-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B04376-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B04376-GM reliable?
The price and inventory of SI5338C-B04376-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B04376-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B04376-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B04376-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B04376-GM?
SI5338C-B04376-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B04376-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B04376-GM?
For technical support, including SI5338C-B04376-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B04376-GM requirements.
6.How does Aetrix verify that SI5338C-B04376-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B04376-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B04376-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B04376-GM?
All SI5338C-B04376-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B04376-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B04376-GM part is unused and in its original packaging.
Return procedure for SI5338C-B04376-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B04376-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

