Skyworks Solutions Inc. SI5338C-B04382-GM
- Part No.:
- SI5338C-B04382-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B04382-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,591
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B04382-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338C-B04382-GM datasheet, SI5338C-B04382-GM pinout, SI5338C-B04382-GM application, or SI5338C-B04382-GM equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and loss-of-lock/loss-of-signal alarm support.
Technical Context
The SI5338C-B04382-GM implements a two-stage PLL architecture: Stage 1 uses a high-frequency VCO (Fvco) with programmable R-divider for reference input conditioning; Stage 2 employs four independent MultiSynth™ fractional-N synthesizers (M0–M3), each with P-divider output scaling and configurable output format drivers. This enables true any-frequency synthesis across all four outputs with zero ppm frequency accuracy.
Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references. Output stage supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent VDDO per driver and glitchless 1 ppm frequency increment/decrement via pin or I²C control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3/4 common clock and SRNS requirements at 100 MHz HCSL output |
| Output Count & Type | 4 differential outputs (CLK0A/B–CLK3A/B) - supports LVPECL/LVDS/HCSL/CML/SSTL/HSTL with independent format and voltage per channel |
| Frequency Range | 0.16–710 MHz - covers PCIe (100 MHz), Ethernet (125/156.25 MHz), Fibre Channel (1.0625 GHz ÷ 2 = 531.25 MHz), and broadcast video (27/74.25/148.5 MHz) |
| Synthesis Resolution | 1 ppb - enables exact integer- and fractional-N frequency generation without approximation error |
| Supply Voltages | VDD = 1.8/2.5/3.3 V ±10%; VDDOx = 1.4–3.63 V - allows mixed-voltage system clocking with per-output level translation |
| Operating Temp | –40 to +85 °C - qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch - surface-mount compatible with standard reflow profiles and thermal resistance θJA = 37 °C/W |
Pinout & Package
SI5338C-B04382-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin 1 is top-left (IN1), pin numbering proceeds counterclockwise. The package supports JEDEC-standard reflow and provides low thermal resistance (θJC = 10 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3, IN4 | Single-ended inputs | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL with internal 20 kΩ pull-up/down |
| CLK0A–CLK3B (x2 per output) | Differential clock outputs | Four independent pairs; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx supply |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V rails per output bank enable mixed-signal voltage domain interfacing |
| VDD | Core supply | 1.8/2.5/3.3 V ±10% core power; PSRR optimized for clean clock synthesis |
| SCL, SDA | I²C interface | SMBus-compatible 100/400 kHz control bus for configuration and status monitoring |
| INTR | Interrupt output | Open-drain alarm signal indicating loss-of-lock or loss-of-signal events |
| RSVD_GND | Reserved ground | Internal test pin; must be connected to GND per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ fractional-N synthesis | Enables independent, zero-ppm-accuracy frequency generation on all four outputs from a single reference |
| PCIe Gen 4 Common Clock compliance | 0.15–0.45 ps RMS jitter at 100 MHz HCSL ensures interoperability with Gen 4 root complexes and endpoints |
| Independent output voltage per driver | Permits simultaneous interfacing to 1.8 V FPGA banks, 2.5 V ASICs, and 3.3 V legacy peripherals without external level shifters |
| Glitchless frequency adjustment | 1 ppm step size with <667 ns update time enables real-time clock rate tuning during system operation |
| Programmable spread spectrum | Configurable 0.5–5.0% down-spread at 33–63 kHz reduces EMI peak emissions in dense PCB layouts |
| Loss-of-lock and loss-of-signal detection | Hardware alarms (via INTR pin) provide deterministic fault reporting for system-level timing supervision |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ports and upstream/downstream endpoints in data center top-of-rack switches. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter (0.15–0.45 ps RMS) PCIe-compliant clocks with SRNS support. Use Value: Eliminates need for four discrete oscillators; enables single-point jitter control and dynamic frequency margining via I²C. | Use Scenario: Generating 125 MHz (1 GbE), 156.25 MHz (10 GbE), and 312.5 MHz (25 GbE) clocks for multi-rate Ethernet PHYs and MACs in carrier-grade switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates from a single 25 MHz crystal reference. Use Value: Reduces BOM count and layout area while maintaining sub-1 ps RMS jitter across all rates. |
| Broadcast Video Synchronization | FPGA/ASIC Reference Clocking |
Use Scenario: Delivering frame-locked 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks to SDI transmitters, video processors, and genlock circuits in broadcast production equipment. IC Role / Device Role / Timing Role: Precision clock generator supporting SMPTE ST 2081/2082 timing standards with <20 ps phase step resolution. Use Value: Enables seamless format switching and multi-format genlock without external PLL reconfiguration. | Use Scenario: Supplying multiple voltage-matched clocks (e.g., 100 MHz LVDS to FPGA fabric, 200 MHz CMOS to DDR controller, 300 MHz HCSL to SerDes) from one IC in high-performance compute accelerators. IC Role / Device Role / Timing Role: Configurable quad clock source with independent VDDO per output bank and format flexibility. Use Value: Removes need for discrete buffers, level shifters, and multiple oscillators-reducing power, cost, and board space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B04382-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (default output frequencies and startup behavior) | Identical electrical performance and use cases; intended for pre-configured drop-in replacement where default settings match design | Select when factory-programmed startup state eliminates need for I²C initialization in boot-critical systems |
| LMK04832ISQE/NOPB | Two PLLs (not four independent MultiSynths); higher power (95 mA vs. 45 mA typ); larger 48-QFN package | Better suited for ultra-low-jitter (<0.1 ps RMS) applications requiring dual-loop cleanup, not any-frequency synthesis on all outputs | Choose when jitter-cleaning of noisy references is required over flexible multi-output synthesis |
Compared with Si5338A-B04382-GM, SI5338C-B04382-GM offers identical hardware but user-programmable NVM, enabling full runtime configuration; versus LMK04832, it delivers lower power, smaller footprint, and true independent any-frequency synthesis-but lacks dual-loop jitter attenuation.
Availability
SI5338C-B04382-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, multi-rate Ethernet clocking, and broadcast video synchronization requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338C-B04382-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where precise, flexible, and compact timing is critical.
FAQ
What is the primary function of the SI5338C-B04382-GM in a PCIe Gen 4 system?
The SI5338C-B04382-GM serves as a quad-output common clock generator delivering four independent 100 MHz HCSL clocks compliant with PCIe Gen 4 Common Clock and SRNS specifications. Its 0.15–0.45 ps RMS jitter ensures reliable link training and stable operation across root complexes, switches, and endpoints. SI5338C-B04382-GM achieves this using MultiSynth™ fractional-N synthesis and a 2–5 MHz PLL bandwidth optimized per PCI-SIG requirements.
Does the SI5338C-B04382-GM support spread-spectrum clocking, and how is it configured?
Yes, the SI5338C-B04382-GM supports fully programmable spread-spectrum clocking on any output, with adjustable spread (0.5–5.0%), modulation rate (33–63 kHz), and direction (down-spread only). Configuration is performed via I²C registers controlling the SSC modulator within each MultiSynth™ block. SI5338C-B04382-GM defaults to ~0.5% down-spread at ~31.5 kHz, and parameters can be updated dynamically without interrupting output clocks.
How does the SI5338C-B04382-GM handle loss-of-signal or loss-of-lock conditions?
The SI5338C-B04382-GM integrates dedicated hardware comparators that monitor input clock validity and PLL lock status. Upon detection, it asserts the open-drain INTR pin and updates corresponding status registers (e.g., LOL_STATUS, LOS_STATUS). Detection times are 2.6–5 µs for input loss and 5–10 ms for loss-of-lock. SI5338C-B04382-GM allows masking and interrupt routing via I²C, enabling system-level fault response without polling.
Can the SI5338C-B04382-GM generate different output voltages simultaneously, and which pins control them?
Yes, the SI5338C-B04382-GM supports independent output supply voltages: VDDO0 powers CLK0A/B, VDDO1 powers CLK1A/B, VDDO2 powers CLK2A/B, and VDDO3 powers CLK3A/B. Each accepts 1.4–3.63 V, enabling simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs. SI5338C-B04382-GM requires external decoupling on each VDDO rail and permits mixed-voltage operation without level-shifting components.
What development tools are officially supported for configuring the SI5338C-B04382-GM?
Skyworks provides ClockBuilder Pro software for intuitive GUI-based configuration of SI5338C-B04382-GM output frequencies, formats, spread-spectrum, and power modes. It generates I²C initialization scripts and validates settings against device limits. SI5338C-B04382-GM also supports the PCIe Clock Jitter Tool for automated jitter measurement and compliance reporting. Both tools are freely downloadable from skyworksinc.com.
SI5338C-B04382-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B04382-GM FAQ
1.How can I place an order for SI5338C-B04382-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B04382-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B04382-GM reliable?
The price and inventory of SI5338C-B04382-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B04382-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B04382-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B04382-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B04382-GM?
SI5338C-B04382-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B04382-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B04382-GM?
For technical support, including SI5338C-B04382-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B04382-GM requirements.
6.How does Aetrix verify that SI5338C-B04382-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B04382-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B04382-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B04382-GM?
All SI5338C-B04382-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B04382-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B04382-GM part is unused and in its original packaging.
Return procedure for SI5338C-B04382-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B04382-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

