Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B04726-GM

Name: SI5338C-B04726-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B04726-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B04726-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B04726-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,499

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B04726-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, processor/FPGA clocking, and broadcast video timing systems.

For engineers reviewing the SI5338C-B04726-GM datasheet, SI5338C-B04726-GM pinout, SI5338C-B04726-GM application, or SI5338C-B04726-GM equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL), independent per-output voltage (1.5–3.3 V), any-frequency synthesis (0.16–710 MHz), spread-spectrum control (0.5–5.0% at 33–63 kHz), and I²C/SMBus programmability with ClockBuilder Pro support.

Technical Context

The SI5338C-B04726-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Its input supports eight reference sources - including 8–30 MHz crystals, 5–200 MHz CMOS, and 5–710 MHz differential inputs - enabling flexible system integration.

All four outputs support independent frequency, format, voltage, phase offset (±45 ns), and spread-spectrum modulation. The device features loss-of-lock and loss-of-signal alarms, glitchless frequency increment/decrement in 1 ppm steps, and external feedback for zero-delay mode - critical for deterministic timing in PCIe and telecom line cards.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock RMS jitter spec of ≤0.45 ps
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver
Package & Pins	24-pin QFN (4 × 4 mm); 4 differential clock outputs (CLK0A/B–CLK3A/B), 6 input pins (IN1–IN6), I²C interface (SCL/SDA), interrupt (INTR)
Operating Temperature	–40 to +85 °C; qualified for industrial and telecom infrastructure environments
PCIe Compliance	Gen 1/2/3/4 Common Clock; Gen 3 SRNS; measured per Intel Clock Jitter Tool v1.6.4

Pinout & Package

SI5338C-B04726-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential Output Pair 0	LVPECL/LVDS/HCSL/CML-capable; independently configured frequency, format, voltage, and phase
CLK1A / CLK1B	Differential Output Pair 1	Same configurability as CLK0; supports integer/fractional synthesis and spread spectrum
CLK2A / CLK2B	Differential Output Pair 2	Independent MultiSynth™ output; enables simultaneous multi-frequency generation up to 710 MHz
CLK3A / CLK3B	Differential Output Pair 3	Fourth fully independent clock; supports phase adjustment <20 ps step resolution
IN1 / IN2, IN5 / IN6	Differential Input Pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3 / IN4	Single-Ended Input Pins	Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
SCL / SDA	I²C/SMBus Interface	Standard 2-wire serial interface; supports ClockBuilder Pro programming and runtime reconfiguration
INTR	Interrupt Output	Open-drain status indicator for loss-of-lock or loss-of-signal events
VDD, VDDO0–VDDO3	Power Supply Terminals	Separate core (VDD) and per-output buffer (VDDOx) supplies enable mixed-voltage system interfacing
GND, RSVD_GND	Ground Connections	Multiple GND pins and reserved ground pad ensure low-noise power integrity and thermal dissipation

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent fractional-N synthesizers deliver true zero-ppm accuracy on all outputs without external components
Configurable Output Drivers	Each output supports LVPECL, LVDS, HCSL, CML, CMOS, SSTL, or HSTL - selectable per channel with independent voltage (1.5–3.3 V)
Glitchless Frequency Adjustment	Pin- or I²C-controlled frequency increment/decrement in 1 ppm steps, with update time ≤667 ns above 18 MHz
Programmable Spread Spectrum	Per-output SSC with adjustable spread (0.5–5.0%), modulation rate (33–63 kHz), and center/down-spread mode
Low-Power Operation	45 mA typical core supply current at 100 MHz on all outputs; 12 mA in buffer-only mode
Robust Status Monitoring	Dedicated INTR pin reports loss-of-lock and loss-of-signal events with sub-10 µs detection latency

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switches in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four identical, low-jitter HCSL clocks compliant with PCIe Gen 4 Common Clock spec (≤0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators; ensures deterministic inter-switch skew (<100 ps) and meets Intel jitter filter requirements.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in Layer 3 switches. IC Role / Device Role / Timing Role: Programmable frequency translator converting a single 25 MHz crystal into multiple Ethernet-standard frequencies. Use Value: Reduces BOM count and layout area; supports IEEE 802.3 jitter masks via 0.7 ps RMS phase jitter performance.
Broadcast Video Timing	Processor & FPGA Clocking
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing signals (e.g., 148.5 MHz, 74.25 MHz) to video encoder/decoder ASICs. IC Role / Device Role / Timing Role: Multi-format clock source generating LVDS and CMOS clocks simultaneously at precise video-standard frequencies. Use Value: Enables single-device synchronization of baseband, HD, and UHD video paths; supports frame-accurate genlock via programmable phase offset (±45 ns).	Use Scenario: Supplying core, DDR, and peripheral clocks to heterogeneous SoCs and FPGAs in industrial control or AI edge platforms. IC Role / Device Role / Timing Role: Configurable buffer and level translator providing 1.8 V LVDS to FPGA banks and 3.3 V CMOS to microcontrollers. Use Value: Simplifies power domain bridging; eliminates discrete level shifters and reduces signal integrity risk with matched output skew.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switches in a data center fabric.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four identical, low-jitter HCSL clocks compliant with PCIe Gen 4 Common Clock spec (≤0.45 ps RMS).

Use Value: Eliminates need for four discrete oscillators; ensures deterministic inter-switch skew (<100 ps) and meets Intel jitter filter requirements.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in Layer 3 switches.

IC Role / Device Role / Timing Role: Programmable frequency translator converting a single 25 MHz crystal into multiple Ethernet-standard frequencies.

Use Value: Reduces BOM count and layout area; supports IEEE 802.3 jitter masks via 0.7 ps RMS phase jitter performance.

Broadcast Video Timing

Processor & FPGA Clocking

Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing signals (e.g., 148.5 MHz, 74.25 MHz) to video encoder/decoder ASICs.

IC Role / Device Role / Timing Role: Multi-format clock source generating LVDS and CMOS clocks simultaneously at precise video-standard frequencies.

Use Value: Enables single-device synchronization of baseband, HD, and UHD video paths; supports frame-accurate genlock via programmable phase offset (±45 ns).

Use Scenario: Supplying core, DDR, and peripheral clocks to heterogeneous SoCs and FPGAs in industrial control or AI edge platforms.

IC Role / Device Role / Timing Role: Configurable buffer and level translator providing 1.8 V LVDS to FPGA banks and 3.3 V CMOS to microcontrollers.

Use Value: Simplifies power domain bridging; eliminates discrete level shifters and reduces signal integrity risk with matched output skew.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06989-GM	Higher integration: 8 outputs, integrated crystal option, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency	Targeted at high-channel-count JESD204B systems (e.g., radar, medical imaging); requires ClockBuilder Desktop v2.x	Select when >4 outputs or sub-0.4 ps jitter required; not drop-in compatible due to different pinout and register map
ICS853S01AGI-01LFT	Fixed-function 4-output LVDS generator; no I²C, no frequency programming; 1.2 ps RMS jitter; 1.8 V only	Cost-sensitive, static-clock applications (e.g., legacy storage controllers); no spread spectrum or phase adjustment	Select for simple, low-cost replacement where configuration flexibility is unnecessary and jitter <0.8 ps is acceptable

Compared with Si5332A-D06989-GM and ICS853S01AGI-01LFT, the SI5338C-B04726-GM uniquely balances field-programmability, PCIe Gen 4 compliance, and industrial temperature range in a compact 24-QFN - making it optimal for mid-complexity infrastructure designs requiring reconfigurability without overengineering.

Availability

SI5338C-B04726-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 4 switch timing, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338C-B04726-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed digital systems - designed specifically to replace multiple fixed-frequency oscillators while meeting stringent PCIe, Ethernet, and broadcast timing standards.

FAQ

What is the maximum output frequency supported by the SI5338C-B04726-GM?

The SI5338C-B04726-GM supports up to 710 MHz on LVPECL/LVDS outputs, 250 MHz on HCSL, 350 MHz on SSTL/HSTL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) per the MultiSynth™ architecture.

Does the SI5338C-B04726-GM support PCIe Gen 4 Common Clock compliance?

Yes, the SI5338C-B04726-GM is explicitly specified for PCIe Gen 4 Common Clock with ≤0.45 ps RMS jitter (10 kHz–50 MHz) and has been validated using the Intel Clock Jitter Tool v1.6.4 per PCI-Express Base Specification 4.0 rev. 0.5.

Can the SI5338C-B04726-GM generate different output formats simultaneously?

Yes - the SI5338C-B04726-GM supports mixed output formats: for example, CLK0A/B as LVDS, CLK1A/B as HCSL, CLK2A/B as CMOS, and CLK3A/B as SSTL - each with independent voltage (1.5–3.3 V) and frequency configuration.

What reference inputs does the SI5338C-B04726-GM accept?

The SI5338C-B04726-GM accepts eight reference types: 8–30 MHz crystals, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential (AC-coupled). All inputs support loss-of-signal detection with 2.6–5 µs latency.

Is ClockBuilder Pro software required to configure the SI5338C-B04726-GM?

No - ClockBuilder Pro is optional but strongly recommended. The SI5338C-B04726-GM can be programmed via standard I²C/SMBus commands; however, ClockBuilder Pro provides GUI-based configuration, jitter optimization, and one-click .hex file generation for OTP programming.

SI5338C-B04726-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B04726-GM FAQ

1.How can I place an order for SI5338C-B04726-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B04726-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B04726-GM reliable?

The price and inventory of SI5338C-B04726-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B04726-GM is usually 5 days.

3.What payment methods are accepted for SI5338C-B04726-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B04726-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B04726-GM?

SI5338C-B04726-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B04726-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B04726-GM?

For technical support, including SI5338C-B04726-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B04726-GM requirements.

6.How does Aetrix verify that SI5338C-B04726-GM is sourced from the original manufacturer or authorized distributors?

All SI5338C-B04726-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B04726-GM meets industry standards.

7.What is the process for return or replacement of SI5338C-B04726-GM?

All SI5338C-B04726-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B04726-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B04726-GM part is unused and in its original packaging.

Return procedure for SI5338C-B04726-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…