Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B04870-GMR

Name: SI5338C-B04870-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B04870-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B04870-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B04870-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,800

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B04870-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications including PCIe, Ethernet, and FPGA clocking.

For engineers reviewing the SI5338C-B04870-GMR datasheet, SI5338C-B04870-GMR pinout, SI5338C-B04870-GMR application, or SI5338C-B04870-GMR equivalent, key selection considerations include its MultiSynth™ fractional-N synthesis architecture, independent output voltage per driver (1.5/1.8/2.5/3.3 V), 0 ppm frequency accuracy, spread-spectrum capability (0.5–5.0% down-spread), and 24-pin 4×4 mm QFN package.

Technical Context

The SI5338C-B04870-GMR implements a two-stage PLL architecture: a high-performance integer-N Phase-Locked Loop (PLL) for low-noise reference multiplication, followed by four independent MultiSynth™ fractional-N synthesis blocks-one per output-enabling any-frequency generation with true zero-ppm accuracy. Each MultiSynth supports programmable phase offset (<20 ps steps), frequency increment/decrement (1 ppm steps), and spread-spectrum modulation (33–63 kHz rate, 0.5–5.0% deviation).

Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references. Output formats are LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL/CML, with independent VDDO supply per driver and full I²C/SMBus configuration via 2-wire interface.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 4 common clock RMS jitter requirement (≤0.45 ps RMS) under optimized conditions; enables clean sampling in high-speed SerDes receivers.
Output Count & Type	4 differential outputs (CLK0A/B–CLK3A/B) - supports simultaneous LVPECL, LVDS, HCSL, or CML signaling without external level translation.
Frequency Range	0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, Fibre Channel 1.0625 GHz (via Fvco/4), and processor core clocks.
Supply Voltages	VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - enables mixed-voltage system integration and direct interfacing to diverse logic families.
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments without derating.
Package	24-pin QFN, 4 × 4 mm - space-constrained PCB layouts; exposed thermal pad improves thermal resistance (θJA = 37 °C/W).
I²C Interface	Standard-mode (100 kHz) and fast-mode (400 kHz) compatible - allows host MCU or FPGA to reconfigure frequencies, formats, and SSC on-the-fly during system operation.

Pinout & Package

SI5338C-B04870-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad (RoHS-compliant, GMR suffix). Pin assignments follow the standard Si5338 top-view layout: pins 1–24 include six input clocks (IN1–IN6), four differential output pairs (CLK0A/B–CLK3A/B), three VDDO supplies (VDDO0–VDDO3), core VDD (pins 9–10), I²C bus (SCL/SDA), interrupt (INTR), and reserved ground (RSVD_GND).

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential Output Pair 0	LVPECL/LVDS/HCSL/CML-capable; independently configured frequency, format, and VDDO0 voltage; supports phase adjustment ±45 ns.
CLK1A / CLK1B	Differential Output Pair 1	Same capabilities as CLK0A/B; may operate at different frequency or format; skew <100 ps vs. CLK0A/B when Rn dividers match.
CLK2A / CLK2B	Differential Output Pair 2	Supports up to 710 MHz (LVPECL) or 350 MHz (LVDS); enables PCIe Gen 4 100 MHz reference with ultra-low jitter.
CLK3A / CLK3B	Differential Output Pair 3	Configurable for broadcast video timing (e.g., 27/74.25/148.5 MHz) or FPGA fabric clocks; supports SSC modulation.
IN1 / IN2	Differential Input 1	Accepts 5–710 MHz AC-coupled differential reference; internal 100 Ω termination; slew rate >0.3 V/ns recommended for low jitter.
IN3 / IN4	Single-Ended Input 1	DC-coupled CMOS/SSTL/HSTL input (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD; 2 kΩ pull-up/pull-down optional.
SCL / SDA	I²C Serial Interface	Standard 2-wire bus; supports hot-plug reconfiguration; no external pull-ups required if host provides them.
INTR	Interrupt Output	Open-drain status flag indicating loss-of-lock (LOL) or loss-of-signal (LOS); active-low, 3 mA sink capability.
VDDO0–VDDO3	Output Buffer Supplies	Independent 1.5/1.8/2.5/3.3 V rails per output pair - eliminates level-shifter ICs in multi-voltage systems.
VDD	Core Supply	Single 1.8/2.5/3.3 V supply powers PLL, MultiSynth, and control logic; PSRR >60 dB reduces power-supply noise coupling.

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent fractional-N synthesizers deliver true 0 ppm accuracy across 0.16–710 MHz without external crystals or VCXOs.
PCIe Gen 1–4 Compliance	Meets Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS); validated using Intel Clock Jitter Tool and Skyworks PCIe Jitter Tool.
Independent Output Voltage Control	VDDO0–VDDO3 allow each output pair to drive 1.5 V HSTL, 1.8 V LVDS, 2.5 V SSTL, or 3.3 V LVPECL loads directly - no external regulators needed.
Glitchless Frequency Adjustment	Pin-controlled or I²C-based frequency increment/decrement in 1 ppm steps with <667 ns update time - enables dynamic clock scaling in real-time systems.
Programmable Spread Spectrum	Per-output SSC with user-defined center frequency (5–350 MHz), spread (0.5–5.0%), and modulation rate (33–63 kHz) - reduces EMI in dense PCB layouts.
External Feedback Mode	Supports zero-delay buffer operation by routing CLKOUT back to feedback input - eliminates propagation delay in clock distribution trees.

Applications

PCIe Gen 4 Switch Timing	Ethernet 10GbE PHY Clocking
Use Scenario: Providing synchronous 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter 100 MHz HCSL clocks with matched phase alignment and SSC enabled to meet PCIe EMI limits. Use Value: Eliminates four discrete oscillators and associated layout complexity; achieves 0.15 ps RMS jitter (measured), satisfying PCIe Gen 4 common clock spec without external filtering.	Use Scenario: Generating 156.25 MHz and 312.5 MHz clocks for 10GbE KR/KR4 PHYs and MACs in a router line card. IC Role / Device Role / Timing Role: Frequency translator converting a 25 MHz crystal reference into precise 156.25/312.5 MHz outputs with <10 ps cycle-cycle jitter. Use Value: Enables deterministic latency across multiple 10GbE lanes; independent phase adjustment aligns transmit/receive clocks to minimize setup/hold violations.
Broadcast Video Sync Generator	FPGA-Based Test Equipment
Use Scenario: Deriving SMPTE ST 2082 (27 MHz), ST 292 (27 MHz), and ST 424 (74.25/148.5 MHz) reference clocks from a single 10 MHz OCXO in a video production switcher. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact broadcast-standard frequencies with zero ppm error and sub-20 ps phase step resolution. Use Value: Replaces multiple fixed-frequency oscillators and analog PLLs; ensures frame-accurate synchronization across SDI transmitters and video processors.	Use Scenario: Supplying configurable clocks to FPGA fabric, ADC/DAC interfaces, and memory controllers in automated test equipment requiring rapid clock reprogramming between test modes. IC Role / Device Role / Timing Role: Reconfigurable clock source supporting 10–500 MHz frequencies, LVDS/CMOS outputs, and real-time frequency sweeps via I²C. Use Value: Reduces test system BOM count; enables software-defined clocking without hardware changes - critical for multi-DUT parallel testing.

PCIe Gen 4 Switch Timing

Ethernet 10GbE PHY Clocking

Use Scenario: Providing synchronous 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric card.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter 100 MHz HCSL clocks with matched phase alignment and SSC enabled to meet PCIe EMI limits.

Use Value: Eliminates four discrete oscillators and associated layout complexity; achieves 0.15 ps RMS jitter (measured), satisfying PCIe Gen 4 common clock spec without external filtering.

Use Scenario: Generating 156.25 MHz and 312.5 MHz clocks for 10GbE KR/KR4 PHYs and MACs in a router line card.

IC Role / Device Role / Timing Role: Frequency translator converting a 25 MHz crystal reference into precise 156.25/312.5 MHz outputs with <10 ps cycle-cycle jitter.

Use Value: Enables deterministic latency across multiple 10GbE lanes; independent phase adjustment aligns transmit/receive clocks to minimize setup/hold violations.

Broadcast Video Sync Generator

FPGA-Based Test Equipment

Use Scenario: Deriving SMPTE ST 2082 (27 MHz), ST 292 (27 MHz), and ST 424 (74.25/148.5 MHz) reference clocks from a single 10 MHz OCXO in a video production switcher.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact broadcast-standard frequencies with zero ppm error and sub-20 ps phase step resolution.

Use Value: Replaces multiple fixed-frequency oscillators and analog PLLs; ensures frame-accurate synchronization across SDI transmitters and video processors.

Use Scenario: Supplying configurable clocks to FPGA fabric, ADC/DAC interfaces, and memory controllers in automated test equipment requiring rapid clock reprogramming between test modes.

IC Role / Device Role / Timing Role: Reconfigurable clock source supporting 10–500 MHz frequencies, LVDS/CMOS outputs, and real-time frequency sweeps via I²C.

Use Value: Reduces test system BOM count; enables software-defined clocking without hardware changes - critical for multi-DUT parallel testing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04870-GM	Same silicon die and pinout; differs only in factory-programmed NVM configuration (different default frequency map and I²C address).	Pre-programmed for alternate reference input or output frequency set; requires ClockBuilder Pro reconfiguration for identical behavior.	Select when pre-loaded firmware matches target system's boot-time clock requirements without host initialization.
LMK04832ISQE/NOPB	Two-stage jitter cleaner (PLL+VCXO) vs. pure synthesizer; higher power (120 mA vs. 45 mA), larger 48-QFN package, and no integrated crystal oscillator.	Better suited for ultra-low-jitter cleaning of noisy references; lacks MultiSynth's any-frequency flexibility and integrated crystal support.	Choose for applications where input clock quality is poor and jitter attenuation is prioritized over frequency agility and board space.

Compared with Si5338A-B04870-GM, SI5338C-B04870-GMR offers identical electrical performance but ships with a distinct factory configuration; versus LMK04832ISQE/NOPB, it trades jitter cleaning capability for lower power, smaller footprint, and broader frequency synthesis range - making it optimal for space-constrained, multi-protocol timing in networking and compute platforms.

Availability

SI5338C-B04870-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, 10GbE PHY clocking, and broadcast video sync generation requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5338C-B04870-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.

The Si5338 product line delivers highly flexible, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where multi-frequency agility, small form factor, and I²C configurability are essential.

FAQ

What is the maximum output frequency supported by SI5338C-B04870-GMR in LVPECL format?

The SI5338C-B04870-GMR supports up to 710 MHz in LVPECL format, as confirmed in Table 6 of the datasheet. This capability enables direct generation of PCIe Gen 4 reference clocks (100 MHz), Fibre Channel rates (1.0625 GHz via Fvco/4), and high-speed serializer clocks without external frequency multiplication. Operation above 350 MHz is limited to two unique frequencies simultaneously (Fvco/4 and Fvco/6) due to VCO constraints.

Does SI5338C-B04870-GMR support spread-spectrum clocking (SSC) on all four outputs?

Yes, SI5338C-B04870-GMR supports independent spread-spectrum clocking on any output, with user-selectable parameters: spread range (0.5–5.0%), modulation rate (33–63 kHz), and center frequency (5–350 MHz). Each output can be enabled or disabled for SSC separately via I²C register configuration, allowing targeted EMI reduction without affecting other system clocks.

Can SI5338C-B04870-GMR operate with a 25 MHz crystal input?

No - SI5338C-B04870-GMR supports external crystals only in the 8–30 MHz range, and 25 MHz falls within that range. The device's on-chip crystal oscillator circuit is designed for fundamental-mode crystals with load capacitance of 11–13 pF (supported) or 17–19 pF (recommended), and 25 MHz crystals meeting those specifications are fully compatible and commonly used for PCIe and Ethernet timing applications.

What is the typical core supply current consumption of SI5338C-B04870-GMR at full operation?

The typical core supply current (IDD) for SI5338C-B04870-GMR is 45 mA when all four outputs run at 100 MHz and the reference clock is 25 MHz, as specified in Table 3. This value scales with output frequency and active drivers; in buffer mode (PLL bypass), IDD drops to 12 mA typical. Total system current also depends on VDDO supply loading, which ranges from 6 mA (CMOS, 50 MHz) to 30 mA (LVPECL, 710 MHz) per output.

Is SI5338C-B04870-GMR pin-compatible with other Si5338 variants like SI5338B or SI5338D?

Yes - all Si5338 variants (A/B/C/D) share identical 24-pin QFN packaging, pinout, and footprint. Differences reside solely in factory-programmed OTP NVM content (default configuration, I²C address, and startup behavior), not in silicon functionality or mechanical interface. Hardware design reuse is fully supported across the Si5338 family, enabling drop-in replacement with software reconfiguration via ClockBuilder Pro.

SI5338C-B04870-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B04870-GMR FAQ

1.How can I place an order for SI5338C-B04870-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B04870-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B04870-GMR reliable?

The price and inventory of SI5338C-B04870-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B04870-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B04870-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B04870-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B04870-GMR?

SI5338C-B04870-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B04870-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B04870-GMR?

For technical support, including SI5338C-B04870-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B04870-GMR requirements.

6.How does Aetrix verify that SI5338C-B04870-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B04870-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B04870-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B04870-GMR?

All SI5338C-B04870-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B04870-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B04870-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B04870-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…