Skyworks Solutions Inc. SI5338C-B05034-GM
- Part No.:
- SI5338C-B05034-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B05034-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,514
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B05034-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in FPGA clocking, PCIe interconnect, and broadcast video timing systems.
For engineers reviewing the SI5338C-B05034-GM datasheet, SI5338C-B05034-GM pinout, SI5338C-B05034-GM application, or SI5338C-B05034-GM equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package compatibility with PCIe jitter requirements.
Technical Context
The SI5338C-B05034-GM implements a two-stage PLL architecture: a high-stability reference stage (input range 5–710 MHz) followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one output pair (CLKxA/CLKxB). Its programmable loop bandwidth (1.6 MHz typical) and external feedback mode enable zero-delay operation and precise jitter filtering.
Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with per-output supply voltage (VDDOx), independent phase adjustment (<20 ps steps), and glitchless frequency increment/decrement in 1 ppm steps - all configured via I²C/SMBus interface with OTP NVM storage for factory programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock RMS jitter ≤0.45 ps requirement |
| Output Frequency Range | 0.16–710 MHz per channel; supports integer/fractional synthesis with true zero-ppm accuracy |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3 |
| Operating Temperature | –40 to +85 °C ambient; validated for industrial and telecom line card deployment |
| PCIe Compliance | Gen 1/2/3/4 Common Clock; Gen 3 SRNS; jitter tested per Intel Clock Jitter Tool v1.6.4 |
Pinout & Package
SI5338C-B05034-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per Skyworks Rev. 1.6 datasheet (page 37), supporting dual differential inputs (IN1/IN2, IN5/IN6), two single-ended inputs (IN3, IN4), four differential output pairs (CLK0A/B through CLK3A/B), six VDDOx supplies, core VDD, I²C interface (SCL/SDA), interrupt (INTR), and reserved ground (RSVD_GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 / IN2 | Differential input pair | Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination |
| CLK0A / CLK0B | Differential output pair | Configurable as LVPECL/LVDS/HCSL/CML; driven by MultiSynth₀ with independent VDDO0 |
| VDDO0 – VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V per output bank; enables mixed-voltage system interfacing |
| SCL / SDA | I²C serial interface | Standard SMBus-compatible control bus; supports 100/400 kHz modes and address 0x70 |
| INTR | Interrupt output | Open-drain status signal indicating loss-of-lock or loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling simultaneous any-frequency outputs (0.16–710 MHz) with zero-ppm precision |
| PCIe Gen 4 compliance | Validated 0.15–0.45 ps RMS jitter in common clock mode per PCIe Base Spec 4.0 rev 0.5; includes CDR = 10 MHz test condition |
| Spread spectrum control | Per-output SSC with programmable spread (0.5–5.0%), modulation rate (33–63 kHz), and center/down-spread mode |
| Glitchless frequency tuning | Pin-controlled or I²C-based frequency increment/decrement in 1 ppm steps without output interruption |
| Phase alignment | Independent phase offset per output (–45 to +45 ns range) with <20 ps step resolution for skew-critical timing |
Applications
| PCIe Interconnect Timing | FPGA & Processor Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 3/4 slots and root complex in server backplanes. IC Role / Device Role / Timing Role: Quad-output common clock generator with Gen 3 SRNS and Gen 4 jitter compliance. Use Value: Eliminates need for four discrete oscillators; ensures sub-0.45 ps RMS jitter across all lanes under shared reference conditions. |
Use Scenario: Delivering multi-frequency clocks (e.g., 156.25 MHz for transceivers, 100 MHz for AXI, 200 MHz for DDR PHY) to Xilinx Versal or Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Programmable any-frequency clock source with independent voltage and format per output bank. Use Value: Reduces BOM count and PCB area; enables dynamic reconfiguration of clock trees via I²C during system boot or runtime. |
| Broadcast Video Synchronization | Telecom Line Card Timing |
Use Scenario: Generating SMPTE ST 2082 (12G-SDI) 742.5 MHz, AES67 PTP 25 MHz, and genlock 10 MHz references in video switchers. IC Role / Device Role / Timing Role: High-precision quad clock synthesizer with ultra-low phase jitter and flexible input referencing. Use Value: Meets SMPTE 2082 jitter mask (≤0.3 UI pk-pk) at 742.5 MHz using LVPECL outputs and optimized layout. |
Use Scenario: Supplying OC-192 (9.953 Gbps) line-rate clocks, SONET framers, and control-plane processors in carrier-grade MSAN/DSLAM systems. IC Role / Device Role / Timing Role: Low-jitter frequency translator with loss-of-signal detection and wide temperature operation. Use Value: Maintains <1 ps RMS jitter at 155.52 MHz (OC-12) over –40 to +85 °C; supports hot-swap and alarm-driven fault recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05089-GM | Higher integration: 8 outputs, integrated jitter cleaner, lower 0.35 ps RMS jitter; requires external VCXO for best performance | Targeted at 100G/400G optical modules and high-end networking where jitter margin is critical | Choose when >4 outputs or sub-0.4 ps jitter required; higher cost and larger 32-QFN footprint |
| ICS853S02AG-01T | Fixed-frequency, non-programmable; 2 LVDS outputs only; no I²C interface; 1.2 ps RMS jitter | Cost-sensitive, low-pin-count applications with static clock requirements (e.g., legacy PCIe Gen 2 add-in cards) | Choose only if frequency plan is immutable and design lacks I²C resources; no field reprogrammability |
Compared with Si5332A-D05089-GM and ICS853S02AG-01T, the SI5338C-B05034-GM delivers optimal balance of programmability, jitter performance, and footprint for mid-tier FPGA, PCIe, and telecom timing - offering full I²C configurability in a compact 24-QFN without requiring external VCXOs or sacrificing PCIe Gen 4 compliance.
Availability
SI5338C-B05034-GM is available at Aetrix Electronics and suitable for PCIe interconnect, FPGA clocking, and broadcast video timing requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338C-B05034-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si5338 family is designed as a highly configurable, low-jitter clock generator platform for high-speed digital systems - targeting PCIe, Ethernet, broadcast, and telecom infrastructure where precise, flexible, and reliable clock synthesis is mission-critical.
FAQ
What is the primary function of the SI5338C-B05034-GM?
The SI5338C-B05034-GM is an I²C-programmable quad clock generator that synthesizes four independent, any-frequency output clocks (0.16–710 MHz) with 0.7 ps RMS typical phase jitter. It serves as a drop-in replacement for multiple crystal oscillators in PCIe, FPGA, and broadcast video systems while supporting PCIe Gen 4 common clock compliance and spread-spectrum clocking.
Does the SI5338C-B05034-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338C-B05034-GM is validated for PCIe Gen 4 common clock mode with 0.15–0.45 ps RMS jitter (12 kHz–20 MHz) per PCIe Base Specification 4.0 rev 0.5. Testing uses 100 MHz HCSL outputs, 2–4 MHz PLL bandwidth, and 10 MHz CDR - matching Intel Clock Jitter Tool v1.6.4 methodology.
How many output formats does the SI5338C-B05034-GM support per channel?
The SI5338C-B05034-GM supports LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL output formats on each of its four output drivers. Format selection is per-output and configurable via I²C registers; voltage per driver (1.5/1.8/2.5/3.3 V) is independently set using dedicated VDDOx pins.
Can the SI5338C-B05034-GM operate without external configuration?
Yes - the SI5338C-B05034-GM includes factory-programmed OTP NVM. When powered, it boots into a preconfigured state with valid clocks within 2 ms (tRDY), eliminating mandatory I²C initialization for basic operation. Full reprogramming remains possible via I²C or ClockBuilder Pro software.
What package type and thermal characteristics apply to the SI5338C-B05034-GM?
The SI5338C-B05034-GM uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 to +85 °C ambient without forced airflow in standard PCB layouts.
SI5338C-B05034-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B05034-GM FAQ
1.How can I place an order for SI5338C-B05034-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B05034-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B05034-GM reliable?
The price and inventory of SI5338C-B05034-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05034-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B05034-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05034-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B05034-GM?
SI5338C-B05034-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B05034-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B05034-GM?
For technical support, including SI5338C-B05034-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05034-GM requirements.
6.How does Aetrix verify that SI5338C-B05034-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B05034-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05034-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B05034-GM?
All SI5338C-B05034-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05034-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B05034-GM part is unused and in its original packaging.
Return procedure for SI5338C-B05034-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B05034-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

