Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05079-GM

Name: SI5338C-B05079-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05079-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05079-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05079-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,517

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05079-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering 0 ppm precision across four independently configurable differential or single-ended outputs (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), 0.7 ps RMS typical phase jitter, and PCIe Gen 1–4 Common Clock & Gen 3 SRNS compliance - deployed in high-speed Ethernet switches, FPGA clocking, and PCIe-based server backplanes.

For engineers reviewing the SI5338C-B05079-GM datasheet, SI5338C-B05079-GM pinout, SI5338C-B05079-GM application, or SI5338C-B05079-GM equivalent, key selection considerations include its 4× independent output voltage control (1.5/1.8/2.5/3.3 V), sub-20 ps phase step resolution, 1 ppm frequency increment/decrement capability, and support for external crystal (8–30 MHz), CMOS (5–200 MHz), or differential inputs up to 710 MHz.

Technical Context

The SI5338C-B05079-GM implements a two-stage PLL architecture: a high-stability reference stage (with programmable R-divider) feeding a wideband VCO, followed by four independent MultiSynth™ fractional-N synthesis blocks per output. Each output path includes programmable P-divider, output format selection, and per-driver supply voltage control (VDDO0–VDDO3).

It supports both free-running synthesis and zero-delay buffer mode (external feedback), with loss-of-signal and loss-of-lock monitoring, I²C/SMBus interface (up to 400 kHz), and on-chip OTP NVM for factory configuration. The device operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Count	Four independent clock outputs (CLK0A/B through CLK3A/B)
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), enabling PCIe Gen 4 and 10 GbE timing compliance
Frequency Range	0.16–710 MHz per output, with LVPECL/LVDS up to 710 MHz, HCSL to 250 MHz, CMOS to 200 MHz
Input Flexibility	Supports 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential reference
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating Temp	–40 °C to +85 °C ambient, qualified for industrial and telecom infrastructure use

Pinout & Package

SI5338C-B05079-GM uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair #1	Accepts AC-coupled 5–710 MHz differential clock; requires external 100 Ω termination
IN3, IN4	Single-ended input pair	DC-coupled CMOS/SSTL/HSTL inputs (5–200 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A, CLK0B – CLK3A, CLK3B	Differential output pairs	Four fully independent outputs; each configurable as LVPECL, LVDS, HCSL, CML, or SSTL/HSTL
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V supplies per output bank - enables mixed-voltage system interfacing
SCL, SDA	I²C interface	Standard SMBus-compatible serial interface (up to 400 kHz); supports write-only programming and read-back status
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events
VDD	Core supply	Single 1.8/2.5/3.3 V supply powering PLL, logic, and MultiSynth™ synthesizers
GND, RSVD_GND	Ground connections	Multiple dedicated ground pins including thermal pad connection for optimal noise immunity and thermal dissipation

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling any-frequency generation (0.16–710 MHz) with true 0 ppm accuracy per output
Per-output voltage control	Each of four output banks powered separately (1.5/1.8/2.5/3.3 V), eliminating level-shifter ICs in mixed-voltage designs
Glitchless frequency tuning	1 ppm step size via PINC/FDEC pins or I²C, with <667 ns update time for outputs >18 MHz
Sub-20 ps phase adjustment	Programmable initial phase offset (±45 ns) and fine-grained phase increment/decrement (≤20 ps steps)
Spread spectrum support	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, 5–350 MHz range
PCIe Gen 4 timing compliance	0.15–0.45 ps RMS jitter in Common Clock mode, verified per PCI-SIG Base Spec 4.0 rev. 0.5

Applications

PCIe Server Backplane	Ethernet Switch Timing
Use Scenario: Generating synchronized 100 MHz HCSL clocks for multiple PCIe Gen 4 slots and root complex in a 1U rack server. IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter PCIe reference clocks with common-mode noise rejection. Use Value: Meets PCIe Gen 4 Common Clock TJ spec (<33.6 ps pk-pk) while eliminating four discrete oscillators and reducing board area by 65%.	Use Scenario: Driving 1 GbE and 10 GbE PHYs, MACs, and packet processors in a Layer 3 enterprise switch with mixed voltage rails. IC Role / Device Role / Timing Role: Configurable clock source delivering 125 MHz LVDS for 1 GbE, 156.25 MHz HCSL for 10 GbE, and 250 MHz CMOS for control logic. Use Value: Single-device solution replaces three oscillators and two level shifters, simplifying layout and reducing jitter accumulation across domains.
FPGA/ASIC Clock Distribution	Broadcast Video Synchronization
Use Scenario: Providing startup clocks, transceiver reference clocks, and fabric clocks for Xilinx Versal and Intel Agilex FPGAs in AI inference accelerators. IC Role / Device Role / Timing Role: Programmable multi-format generator supplying 100 MHz LVDS for GTY transceivers, 300 MHz CMOS for logic fabric, and 1 GHz LVPECL for memory interfaces. Use Value: Enables dynamic reconfiguration of clock frequencies and formats via I²C during FPGA partial reconfiguration without hardware changes.	Use Scenario: Generating SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz video clocks for 4K/8K encoder/decoder cards in broadcast OB vans. IC Role / Device Role / Timing Role: Precision clock synthesizer with <0.7 ps RMS jitter meeting ITU-R BT.2020 jitter mask requirements for UHD video transport. Use Value: Eliminates need for separate TCXOs and fanout buffers while maintaining frame-accurate synchronization across SDI, HDMI, and IP video paths.

PCIe Server Backplane

Ethernet Switch Timing

Use Scenario: Generating synchronized 100 MHz HCSL clocks for multiple PCIe Gen 4 slots and root complex in a 1U rack server.

IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter PCIe reference clocks with common-mode noise rejection.

Use Value: Meets PCIe Gen 4 Common Clock TJ spec (<33.6 ps pk-pk) while eliminating four discrete oscillators and reducing board area by 65%.

Use Scenario: Driving 1 GbE and 10 GbE PHYs, MACs, and packet processors in a Layer 3 enterprise switch with mixed voltage rails.

IC Role / Device Role / Timing Role: Configurable clock source delivering 125 MHz LVDS for 1 GbE, 156.25 MHz HCSL for 10 GbE, and 250 MHz CMOS for control logic.

Use Value: Single-device solution replaces three oscillators and two level shifters, simplifying layout and reducing jitter accumulation across domains.

FPGA/ASIC Clock Distribution

Broadcast Video Synchronization

Use Scenario: Providing startup clocks, transceiver reference clocks, and fabric clocks for Xilinx Versal and Intel Agilex FPGAs in AI inference accelerators.

IC Role / Device Role / Timing Role: Programmable multi-format generator supplying 100 MHz LVDS for GTY transceivers, 300 MHz CMOS for logic fabric, and 1 GHz LVPECL for memory interfaces.

Use Value: Enables dynamic reconfiguration of clock frequencies and formats via I²C during FPGA partial reconfiguration without hardware changes.

Use Scenario: Generating SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz video clocks for 4K/8K encoder/decoder cards in broadcast OB vans.

IC Role / Device Role / Timing Role: Precision clock synthesizer with <0.7 ps RMS jitter meeting ITU-R BT.2020 jitter mask requirements for UHD video transport.

Use Value: Eliminates need for separate TCXOs and fanout buffers while maintaining frame-accurate synchronization across SDI, HDMI, and IP video paths.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05082-GM	Higher integration: 8 outputs, integrated jitter cleaner, lower 0.35 ps RMS jitter; larger 32-QFN package	Targeted at ultra-low-jitter 5G baseband and optical transport where sub-0.4 ps RMS is mandatory	Select when >4 outputs or <0.4 ps RMS jitter required; not drop-in due to pin count and register map differences
ICS8430I-01T	Fixed-frequency 4-output LVDS generator; no I²C programming; 1.2 ps RMS jitter; 3.3 V only	Cost-sensitive, static-clock applications like legacy storage controllers or industrial PLCs	Choose for non-reprogrammable, high-volume deployments where flexibility is unnecessary and BOM cost is critical

Compared with Si5332A-D05082-GM, SI5338C-B05079-GM offers lower cost, smaller footprint, and sufficient jitter for PCIe Gen 4 and 10 GbE, while ICS8430I-01T trades programmability for simplicity and price in fixed-clock systems.

Availability

SI5338C-B05079-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server platforms, 10 GbE switching infrastructure, and FPGA-based AI accelerator designs requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338C-B05079-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed digital systems - designed specifically to replace multiple discrete oscillators and simplify timing architecture in datacenter, networking, and broadcast equipment.

FAQ

What is the maximum output frequency supported by SI5338C-B05079-GM in LVPECL format?

The SI5338C-B05079-GM supports LVPECL outputs up to 710 MHz, as confirmed in Table 6 of the datasheet. This capability enables direct clocking of high-speed SerDes lanes in PCIe Gen 4 and 10 GbE PHYs without external frequency multiplication. Operation above 350 MHz is limited to two unique frequencies simultaneously (Fvco/4 and Fvco/6) due to VCO constraints.

Does SI5338C-B05079-GM support spread spectrum clocking (SSC) on all outputs?

Yes, SI5338C-B05079-GM supports independent spread spectrum clocking on any output, with programmable spread (0.5–5.0%), modulation rate (33–63 kHz), and frequency range (5–350 MHz). SSC configuration is per-output and does not affect other channels, making it suitable for EMI reduction in dense PCB layouts without compromising timing integrity elsewhere.

Can SI5338C-B05079-GM operate with a 25 MHz crystal input?

Yes, SI5338C-B05079-GM accepts external crystals from 8 to 30 MHz, and 25 MHz falls within that range. The device's on-chip oscillator supports load capacitances of 11–13 pF (supported) or 17–19 pF (recommended), and register adjustments per AN360 allow optimization for specific crystal characteristics.

What is the core supply current consumption of SI5338C-B05079-GM under full load?

At 100 MHz on all outputs with a 25 MHz reference clock, the SI5338C-B05079-GM draws 45 mA typical core supply current (IDD), with a maximum of 60 mA across temperature and voltage extremes. In buffer mode (PLL bypass), core current drops to 12 mA typical, enabling low-power standby operation.

Is SI5338C-B05079-GM pin-compatible with other Si5338 variants?

Yes, all Si5338 variants-including SI5338C-B05079-GM-share identical 24-QFN pinout, package dimensions, and thermal pad layout. Firmware and register-level configuration differ between variants (e.g., B05079 vs. D05082), but PCB design and layout are fully reusable across the family.

SI5338C-B05079-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05079-GM FAQ

1.How can I place an order for SI5338C-B05079-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05079-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05079-GM reliable?

The price and inventory of SI5338C-B05079-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05079-GM is usually 5 days.

3.What payment methods are accepted for SI5338C-B05079-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05079-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05079-GM?

SI5338C-B05079-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05079-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05079-GM?

For technical support, including SI5338C-B05079-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05079-GM requirements.

6.How does Aetrix verify that SI5338C-B05079-GM is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05079-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05079-GM meets industry standards.

7.What is the process for return or replacement of SI5338C-B05079-GM?

All SI5338C-B05079-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05079-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05079-GM part is unused and in its original packaging.

Return procedure for SI5338C-B05079-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…