Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05079-GMR

Name: SI5338C-B05079-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05079-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05079-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05079-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,069

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05079-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338C-B05079-GMR datasheet, SI5338C-B05079-GMR pinout, SI5338C-B05079-GMR application, or SI5338C-B05079-GMR equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro support.

Technical Context

The SI5338C-B05079-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one output pair (CLKxA/CLKxB). Its input flexibility supports external crystals (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential clocks (5–710 MHz).

Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent supply voltage selection (VDDO0–VDDO3), programmable phase offset (±45 ns, <20 ps step), and glitchless frequency increment/decrement (1 ppm steps). Loss-of-lock and loss-of-signal alarms provide real-time status monitoring via the INTR pin.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output
Output Frequency Range	0.16–710 MHz - covers PCIe (100 MHz), Ethernet (125/156.25 MHz), and Fibre Channel (1.0625 GHz ÷ 2 = 531.25 MHz)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), differential (5–710 MHz) - enables flexible system clock tree design
Supply Voltages	VDD = 1.8/2.5/3.3 V; VDDOx = 1.4–3.63 V - allows mixed-voltage board integration without level shifters
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with automated SMT assembly
Power Consumption	45 mA core current typ - enables low-power timing in power-constrained embedded designs

Pinout & Package

SI5338C-B05079-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet, Section 7 (Pin Descriptions) and Section 8 (Device Pinout by Part Number).

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential Input Pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3/IN4	Single-Ended Input Pins	Support 5–200 MHz CMOS clocks; VIH/VIL referenced to local VDD
CLK0A/CLK0B–CLK3A/CLK3B	Differential Output Pairs	Four independent output drivers; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx
VDDO0–VDDO3	Output Buffer Supplies	Independent 1.4–3.63 V supplies per output bank - enable mixed-signal interface voltage matching
SCL/SDA	I²C Interface	Standard SMBus-compatible serial interface (up to 400 kHz); supports ClockBuilder Pro configuration
INTR	Interrupt Output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events
VDD	Core Supply	1.8/2.5/3.3 V ± tolerance; powers internal PLL, synthesizers, and control logic
GND / RSVD_GND	Ground Terminals	Multiple ground pins including dedicated reserved ground for noise isolation and thermal dissipation

Key Features

Feature	Design Value
Any-frequency synthesis on four outputs	MultiSynth™ technology delivers true zero-ppm accuracy across all outputs simultaneously, eliminating need for multiple fixed-frequency XO replacements
PCIe Gen 1–4 and SRNS compliance	Meets total jitter (33.6 ps pk-pk Gen 2) and RMS jitter (0.11 ps Gen 3 SRNS) specs - validated per Intel Clock Jitter Tool v1.6.4
Independent output voltage per driver	VDDO0–VDDO3 allow direct interfacing to 1.8 V FPGAs, 2.5 V ASICs, and 3.3 V legacy logic without external level translation
Programmable spread spectrum	Configurable 0.5–5.0% down-spread at 33–63 kHz modulation rate - reduces EMI in dense PCB layouts
Glitchless frequency adjustment	1 ppm incremental/decremental tuning via PINC/FDEC pins or I²C - enables dynamic clock scaling without output interruption

Applications

Ethernet Switch/Router Timing	PCIe Gen 3/4 Clocking
Use Scenario: High-density 10GbE/25GbE switch fabric requiring synchronized 156.25 MHz and 312.5 MHz clocks across multiple PHYs and MACs. IC Role / Device Role / Timing Role: Quad-output clock generator providing four precisely aligned, low-jitter clocks - two for SerDes lanes, one for management CPU, one for packet buffer controller. Use Value: Eliminates four discrete oscillators and associated layout complexity while maintaining sub-1 ps RMS jitter required for IEEE 802.3bj compliance.	Use Scenario: Server motherboard with dual x16 PCIe Gen 4 slots, CPU interconnect, and NVMe storage controller - all requiring synchronous 100 MHz reference clocks. IC Role / Device Role / Timing Role: Common-clock source meeting PCIe Gen 4 Common Clock spec (0.15–0.45 ps RMS) across all four outputs with identical phase alignment. Use Value: Enables full Gen 4 link training and stable 16 GT/s operation without clock domain crossing penalties or external jitter cleaners.
Broadcast Video/Audio Sync	FPGA & Processor Clocking
Use Scenario: SMPTE ST 2082-1 12G-SDI video router needing genlock-capable 74.25 MHz, 148.5 MHz, and 297 MHz clocks with sub-20 ps inter-output skew. IC Role / Device Role / Timing Role: Multi-format clock synthesizer delivering LVDS and HCSL outputs simultaneously to serializer/deserializer ICs and frame synchronizers. Use Value: Achieves <100 ps output-to-output skew and <0.7 ps RMS jitter - satisfies SMPTE RP 184-2017 timing stability requirements.	Use Scenario: Industrial control PLC with Xilinx Zynq SoC (PS clock), Artix FPGA (PL clock), ADC sampling engine (125 MHz), and isolated CAN bus controller (40 MHz). IC Role / Device Role / Timing Role: Single-chip clock source generating four independent frequencies and voltage levels - PS core (1.8 V LVDS), PL fabric (2.5 V HCSL), ADC (3.3 V CMOS), CAN (1.5 V CMOS). Use Value: Reduces BOM count by 4×, eliminates inter-clock crosstalk, and simplifies power integrity with decoupled VDDO rails.

Ethernet Switch/Router Timing

PCIe Gen 3/4 Clocking

Use Scenario: High-density 10GbE/25GbE switch fabric requiring synchronized 156.25 MHz and 312.5 MHz clocks across multiple PHYs and MACs.

IC Role / Device Role / Timing Role: Quad-output clock generator providing four precisely aligned, low-jitter clocks - two for SerDes lanes, one for management CPU, one for packet buffer controller.

Use Value: Eliminates four discrete oscillators and associated layout complexity while maintaining sub-1 ps RMS jitter required for IEEE 802.3bj compliance.

Use Scenario: Server motherboard with dual x16 PCIe Gen 4 slots, CPU interconnect, and NVMe storage controller - all requiring synchronous 100 MHz reference clocks.

IC Role / Device Role / Timing Role: Common-clock source meeting PCIe Gen 4 Common Clock spec (0.15–0.45 ps RMS) across all four outputs with identical phase alignment.

Use Value: Enables full Gen 4 link training and stable 16 GT/s operation without clock domain crossing penalties or external jitter cleaners.

Broadcast Video/Audio Sync

FPGA & Processor Clocking

Use Scenario: SMPTE ST 2082-1 12G-SDI video router needing genlock-capable 74.25 MHz, 148.5 MHz, and 297 MHz clocks with sub-20 ps inter-output skew.

IC Role / Device Role / Timing Role: Multi-format clock synthesizer delivering LVDS and HCSL outputs simultaneously to serializer/deserializer ICs and frame synchronizers.

Use Value: Achieves <100 ps output-to-output skew and <0.7 ps RMS jitter - satisfies SMPTE RP 184-2017 timing stability requirements.

Use Scenario: Industrial control PLC with Xilinx Zynq SoC (PS clock), Artix FPGA (PL clock), ADC sampling engine (125 MHz), and isolated CAN bus controller (40 MHz).

IC Role / Device Role / Timing Role: Single-chip clock source generating four independent frequencies and voltage levels - PS core (1.8 V LVDS), PL fabric (2.5 V HCSL), ADC (3.3 V CMOS), CAN (1.5 V CMOS).

Use Value: Reduces BOM count by 4×, eliminates inter-clock crosstalk, and simplifies power integrity with decoupled VDDO rails.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05081-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs; larger 5 × 5 mm 32-QFN package	Targeted at high-end compute and optical transport where ultra-low jitter and crystal integration are mandatory	Choose when board space permits larger package and crystal-free design is prioritized over cost and footprint
ICS843002AGI-01LFT	Fixed-frequency quad LVDS generator (100/125/156.25/200 MHz only); no I²C programming; 1.2 ps RMS jitter; 32-TQFP package	Suitable for cost-sensitive, high-volume applications with static clock trees and no frequency agility requirement	Choose when design requires only standard Ethernet/PCIe frequencies and programmability is unnecessary

Compared with Si5332A-D05081-GM, SI5338C-B05079-GMR offers smaller footprint and lower cost but lacks integrated crystal and higher jitter floor; compared with ICS843002AGI-01LFT, it provides full frequency flexibility and I²C configurability at the expense of higher unit price and design complexity.

Availability

SI5338C-B05079-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 4 server boards, and broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5338C-B05079-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog technologies.

The Si5338 product line was designed for high-performance, multi-protocol clock generation in datacenter, telecom, and broadcast infrastructure - enabling consolidation of discrete oscillators into a single programmable device with PCIe, Ethernet, and SONET/SDH compliance.

FAQ

What is the maximum output frequency supported by SI5338C-B05079-GMR?

The SI5338C-B05079-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Note that only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6), as specified in the Synthesis Stages section of the datasheet.

Does SI5338C-B05079-GMR support PCIe Gen 4 Common Clock mode?

Yes, SI5338C-B05079-GMR meets PCIe Gen 4 Common Clock jitter requirements with 0.15–0.45 ps RMS (10 kHz–50 MHz), validated using the Skyworks PCIe Clock Jitter Tool and compliant with PCI-Express Base Specification 4.0 rev. 0.5. It requires PLL bandwidth configuration between 2–4 MHz or 2–5 MHz and CDR = 10 MHz.

How is SI5338C-B05079-GMR programmed, and what software is required?

SI5338C-B05079-GMR is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software - a free GUI tool that generates custom configuration files, validates timing constraints, and supports field updates. No external programmer hardware is needed beyond standard I²C host capability.

Can SI5338C-B05079-GMR operate in clock buffer (PLL bypass) mode?

Yes, SI5338C-B05079-GMR supports clock buffer mode with additive phase jitter as low as 0.165 ps RMS (12 kHz–20 MHz) for 622.08 MHz differential inputs. In this mode, input-to-output propagation delay is 2.5–4 ns, and loss-of-signal detection remains functional above 5 MHz input frequency.

What output voltage levels does SI5338C-B05079-GMR support per channel?

SI5338C-B05079-GMR supports independent output supply voltages per driver bank: VDDO0–VDDO3 each accept 1.4–3.63 V, enabling concurrent LVPECL (2.5/3.3 V), LVDS (1.8/2.5 V), HCSL (1.8 V), and CMOS (1.5/1.8/2.5/3.3 V) outputs without level shifters or external regulators.

SI5338C-B05079-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05079-GMR FAQ

1.How can I place an order for SI5338C-B05079-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05079-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05079-GMR reliable?

The price and inventory of SI5338C-B05079-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05079-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B05079-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05079-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05079-GMR?

SI5338C-B05079-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05079-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05079-GMR?

For technical support, including SI5338C-B05079-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05079-GMR requirements.

6.How does Aetrix verify that SI5338C-B05079-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05079-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05079-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B05079-GMR?

All SI5338C-B05079-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05079-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05079-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B05079-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…