Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05274-GMR

Name: SI5338C-B05274-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05274-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05274-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05274-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,013

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05274-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA-based compute platforms.

For engineers reviewing the SI5338C-B05274-GMR datasheet, SI5338C-B05274-GMR pinout, SI5338C-B05274-GMR application, or SI5338C-B05274-GMR equivalent, key selection criteria include its MultiSynth™ fractional-N synthesis architecture, independent output voltage per driver (1.5/1.8/2.5/3.3 V), 0 ppm frequency accuracy, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats across 0.16–710 MHz.

Technical Context

The SI5338C-B05274-GMR implements a two-stage PLL architecture: a high-stability integer-N Phase-Locked Loop (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating each output. Each output supports programmable phase offset (<20 ps step resolution), frequency increment/decrement (1 ppm steps), and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate).

It operates from a single 1.8/2.5/3.3 V core supply with excellent PSRR and features loss-of-lock and loss-of-signal alarms, external feedback mode for zero-delay operation, and I²C/SMBus-compatible configuration. The device integrates one-time-programmable (OTP) NVM for factory or field programming via ClockBuilder Pro software.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements at 100 MHz HCSL output.
Output Frequency Range	0.16–710 MHz - supports LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz), SSTL/HSTL (≤350 MHz).
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system clock tree design.
Supply Voltages	VDD = 1.8/2.5/3.3 V ±10%; VDDOx = 1.4–3.63 V - allows independent output voltage per driver for mixed-voltage SoC/FPGA interfaces.
Temperature Range	–40 to +85 °C - qualified for industrial and telecom line card environments without derating.
Package	24-pin QFN, 4 × 4 mm - surface-mount compatible with high-density PCB layouts and standard reflow profiles.

Pinout & Package

The SI5338C-B05274-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential input pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination.
IN3/IN4	Single-ended input pins	Support 5–200 MHz CMOS inputs; VIH = 0.7×VDD, VIL = 0.3×VDD.
CLK0A/CLK0B – CLK3A/CLK3B	Differential output pairs	Four independent output drivers; each configurable for LVPECL/LVDS/HCSL/CML format and VDDOx voltage.
VDDO0–VDDO3	Output buffer supply pins	Enable per-output voltage setting (1.5/1.8/2.5/3.3 V) to match downstream logic families.
SCL/SDA	I²C interface	Standard SMBus-compatible 2-wire bus (up to 400 kHz); supports factory and field programming.
INTR	Interrupt output	Open-drain status signal indicating loss-of-lock or loss-of-signal events.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables true 0 ppm frequency accuracy on all four outputs with independent fractional-N dividers and no reference clock dependency between outputs.
Independent phase adjustment	Programmable initial phase offset (–45 to +45 ns) and real-time phase increment/decrement (<20 ps step resolution) for skew compensation in multi-lane SerDes systems.
Spread spectrum control	Per-output SSC with user-selectable center frequency (5–350 MHz), spread (0.5–5.0%), and modulation rate (33–63 kHz) to reduce EMI in dense PCBs.
PCIe Gen 4 compliance	Meets PCIe Base Spec 4.0 rev. 0.5 jitter limits (0.15–0.45 ps RMS) in common clock mode using 2–5 MHz PLL bandwidth and 10 MHz CDR.
Low-power operation	45 mA typical core current at 100 MHz on all outputs with 25 MHz reference - enables thermal management in fanless embedded systems.

Applications

PCIe Gen 3/4 Root Complex	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe endpoints and upstream ports in server motherboard designs. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned clocks with independent SSC control per lane group. Use Value: Enables Gen 4 compliance without external jitter cleaners; eliminates need for four discrete oscillators and reduces BOM count by 75%.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and switch fabric ASICs in enterprise switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer supporting IEEE 802.3 standards with programmable phase alignment across data paths. Use Value: Single-device solution for multi-rate Ethernet timing; avoids manual crystal selection and layout tuning per speed grade.
FPGA-Based Video Processing	Telecom Line Card Synchronization
Use Scenario: Supplying pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and reference clocks (e.g., 297 MHz) to FPGA-based broadcast video encoders/decoders. IC Role / Device Role / Timing Role: High-precision clock source with sub-20 ps phase step resolution for frame-synchronized multi-channel video streams. Use Value: Eliminates inter-frame timing drift; supports SMPTE ST 2082-1 and ST 2081-1 compliance with deterministic jitter margin.	Use Scenario: Delivering stratum-3 compliant 2.048 MHz, 8.192 MHz, and 155.52 MHz clocks to TDM and packet-processing ICs in optical line terminals. IC Role / Device Role / Timing Role: Synchronous frequency translator accepting OC-3/12/48 line references and generating SONET/SDH and SyncE outputs. Use Value: Meets ITU-T G.8262 wander and jitter specs; supports holdover via internal oscillator stability during reference loss.

PCIe Gen 3/4 Root Complex

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe endpoints and upstream ports in server motherboard designs.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned clocks with independent SSC control per lane group.

Use Value: Enables Gen 4 compliance without external jitter cleaners; eliminates need for four discrete oscillators and reduces BOM count by 75%.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and switch fabric ASICs in enterprise switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer supporting IEEE 802.3 standards with programmable phase alignment across data paths.

Use Value: Single-device solution for multi-rate Ethernet timing; avoids manual crystal selection and layout tuning per speed grade.

FPGA-Based Video Processing

Telecom Line Card Synchronization

Use Scenario: Supplying pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and reference clocks (e.g., 297 MHz) to FPGA-based broadcast video encoders/decoders.

IC Role / Device Role / Timing Role: High-precision clock source with sub-20 ps phase step resolution for frame-synchronized multi-channel video streams.

Use Value: Eliminates inter-frame timing drift; supports SMPTE ST 2082-1 and ST 2081-1 compliance with deterministic jitter margin.

Use Scenario: Delivering stratum-3 compliant 2.048 MHz, 8.192 MHz, and 155.52 MHz clocks to TDM and packet-processing ICs in optical line terminals.

IC Role / Device Role / Timing Role: Synchronous frequency translator accepting OC-3/12/48 line references and generating SONET/SDH and SyncE outputs.

Use Value: Meets ITU-T G.8262 wander and jitter specs; supports holdover via internal oscillator stability during reference loss.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B-GM	Same Si5338 family; differs in factory-programmed configuration (default output frequencies, SSC settings, and I²C address); identical pinout, electrical specs, and package.	Pre-configured for generic clock tree use; lacks the B05274-specific register map optimized for PCIe Gen 4 common clock mode.	Select when full field reprogramming is required; SI5338C-B05274-GMR is pre-validated for PCIe Gen 4 timing compliance out-of-box.
ICS8430I-01T	Quad-output LVDS clock generator with fixed 100/125/156.25/200 MHz outputs; no I²C programmability; 1.2 ps RMS jitter; 32-pin TQFP package.	Limited to fixed-frequency applications; no spread spectrum, phase adjustment, or multi-format support.	Choose only for cost-sensitive, static-clock designs where flexibility and jitter performance are secondary to unit price.

Compared with Si5338A-B-GM, SI5338C-B05274-GMR offers factory-tuned Gen 4 jitter performance and reduced qualification time; compared with ICS8430I-01T, it provides full any-frequency synthesis, lower jitter, and smaller footprint-critical for PCIe 4.0 and FPGA-based systems requiring dynamic clock reconfiguration.

Availability

SI5338C-B05274-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 server motherboards, 10 GbE switch fabric designs, and telecom line card synchronization requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338C-B05274-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers high-precision, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-enabling deterministic timing in multi-gigabit data systems.

FAQ

What is the primary function of the SI5338C-B05274-GMR in a PCIe Gen 4 system?

The SI5338C-B05274-GMR serves as the common clock source for PCIe Gen 4 root complexes and endpoints, delivering four low-jitter (0.15–0.45 ps RMS) 100 MHz HCSL clocks that meet PCI-SIG Base Specification 4.0 rev. 0.5 jitter limits. Its factory-programmed B05274 configuration ensures immediate Gen 4 compliance without custom register tuning, and its MultiSynth™ architecture guarantees 0 ppm frequency accuracy across all outputs under varying thermal and supply conditions.

Does the SI5338C-B05274-GMR support spread-spectrum clocking (SSC) on individual outputs?

Yes, the SI5338C-B05274-GMR supports independent spread-spectrum clocking on any output, with user-selectable parameters: spread magnitude (0.5–5.0%), modulation frequency (33–63 kHz), and center frequency (5–350 MHz). This capability is implemented per-output via dedicated registers and enables targeted EMI reduction in high-density PCBs without affecting other clock domains-critical for meeting FCC Class B emissions requirements in server and networking equipment containing SI5338C-B05274-GMR.

Can the SI5338C-B05274-GMR generate different output formats simultaneously?

Yes, the SI5338C-B05274-GMR supports simultaneous mixed-format outputs: for example, CLK0A/B as LVDS (156.25 MHz), CLK1A/B as HCSL (100 MHz), CLK2A/B as LVPECL (250 MHz), and CLK3A/B as CMOS (50 MHz). Each output driver is independently configurable for signal format, voltage (1.5/1.8/2.5/3.3 V), termination, and drive strength-enabling direct interfacing with heterogeneous logic families (FPGA banks, ASICs, PHYs) without external level translators.

What input reference options does the SI5338C-B05274-GMR accept?

The SI5338C-B05274-GMR accepts six input reference types: (1) 8–30 MHz fundamental-mode crystals on IN1/IN2, (2) 5–200 MHz CMOS clocks on IN3/IN4, (3) 5–350 MHz SSTL/HSTL signals, and (4) 5–710 MHz differential inputs on IN1/IN2 or IN5/IN6. All inputs support automatic loss-of-signal detection with 2.6–5 µs response time, and the device maintains output stability during brief reference interruptions via internal PLL holdover.

Is the SI5338C-B05274-GMR pin-compatible with other Si5338 variants?

Yes, the SI5338C-B05274-GMR is fully pin-compatible with all Si5338 family members in the 24-QFN package, including Si5338A, Si5338B, and Si5338D variants. Mechanical footprint, thermal pad, and all 24 pin functions-including power, I²C, interrupt, and clock I/O-are identical. Differences exist only in factory-programmed OTP content and default register states; no PCB redesign is required when migrating between Si5338 variants using the same package.

SI5338C-B05274-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05274-GMR FAQ

1.How can I place an order for SI5338C-B05274-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05274-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05274-GMR reliable?

The price and inventory of SI5338C-B05274-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05274-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B05274-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05274-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05274-GMR?

SI5338C-B05274-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05274-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05274-GMR?

For technical support, including SI5338C-B05274-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05274-GMR requirements.

6.How does Aetrix verify that SI5338C-B05274-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05274-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05274-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B05274-GMR?

All SI5338C-B05274-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05274-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05274-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B05274-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…