Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05390-GMR

Name: SI5338C-B05390-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05390-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05390-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05390-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,015

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05390-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338C-B05390-GMR datasheet, SI5338C-B05390-GMR pinout, SI5338C-B05390-GMR application, or SI5338C-B05390-GMR equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro software integration.

Technical Context

The SI5338C-B05390-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis blocks. Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with per-output supply voltage control and programmable phase offset (±45 ns, <20 ps step).

It features loss-of-lock and loss-of-signal detection, independent frequency increment/decrement (1 ppm steps), glitchless frequency adjustment, and external feedback mode for zero-delay operation. Input flexibility includes differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and crystal (8–30 MHz) references.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports integer/fractional synthesis with true zero-ppm accuracy
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Output Driver Flexibility	Up to 4 differential (LVPECL/LVDS/HCSL/CML) or 8 single-ended (CMOS/SSTL/HSTL) outputs, or mixed configuration
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver
Operating Temperature	–40 to +85 °C; qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, GMR suffix indicates green/reduced-halogen

Pinout & Package

SI5338C-B05390-GMR is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair 1	Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled
CLK0A, CLK0B	Differential output pair 0	Configurable LVPECL/LVDS/HCSL/CML; independent voltage (VDDO0) and format control
CLK1A, CLK1B	Differential output pair 1	Same configurability as CLK0; supports independent frequency, phase, and format
CLK2A, CLK2B	Differential output pair 2	Independent MultiSynth™ channel; supports HCSL up to 250 MHz or LVDS up to 350 MHz
CLK3A, CLK3B	Differential output pair 3	Full format support; enables simultaneous PCIe Gen 4 (100 MHz HCSL) and Ethernet (125 MHz LVDS)
SCL, SDA	I²C/SMBus interface	Standard 2-wire serial bus for configuration; supports ClockBuilder Pro programming
INTR	Interrupt output	Open-drain status indicator for loss-of-lock or loss-of-signal events
VDD, VDDO0–VDDO3	Power supplies	VDD = core supply (1.8/2.5/3.3 V); VDDOx = per-output buffer supply (1.5/1.8/2.5/3.3 V)

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent output clocks, each programmable from 0.16 to 710 MHz with 0 ppm precision
PCIe Gen 1–4 Timing Compliance	Meets Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS); validated with Intel Clock Jitter Tool
Independent Output Voltage Control	Each of four output drivers supports selectable 1.5/1.8/2.5/3.3 V supply-enables mixed-voltage system interfacing
Glitchless Frequency Adjustment	1 ppm-step frequency increment/decrement via pin or I²C; no output interruption during reconfiguration
Programmable Spread Spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI
External Feedback Zero-Delay Mode	Supports clock forwarding with minimal propagation delay; critical for synchronous backplane timing

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: 100 GbE switch ASIC requiring synchronized 100 MHz HCSL clocks for multiple PCIe Gen 4 lanes and SerDes interfaces. IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter 100 MHz HCSL clocks with matched skew (<100 ps) and PCIe Gen 4 SRNS compliance. Use Value: Eliminates need for four discrete oscillators; reduces board area and power vs. multi-chip solutions while meeting strict PCIe jitter limits (0.32 ps RMS).	Use Scenario: 25G/100G Ethernet line card needing 125 MHz LVDS for PHYs and 156.25 MHz CMOS for management MCU. IC Role / Device Role / Timing Role: Configurable clock source delivering differential LVDS and single-ended CMOS outputs simultaneously from one IC. Use Value: Enables mixed-signal clock distribution without level-shifting buffers; supports both high-speed data paths and low-power control logic from a single timing device.
Broadcast Video Sync Generator	Telecom Line Card Timing
Use Scenario: SMPTE ST 2082-1 (12G-SDI) video processing platform requiring precise 27 MHz, 74.25 MHz, and 148.5 MHz clocks with sub-20 ps phase alignment. IC Role / Device Role / Timing Role: Multi-frequency synthesizer generating three video-standard frequencies with programmable phase offset (±45 ns, <20 ps step). Use Value: Replaces crystal+PLL combos; achieves frame-accurate synchronization across multiple video processors without external delay tuning.	Use Scenario: OTN/SONET line card needing OC-192 (9.953 Gbps) reference at 155.52 MHz plus auxiliary clocks for framer and processor. IC Role / Device Role / Timing Role: High-stability clock generator supporting OC-12 compliant jitter (0.7 ps RMS) and flexible input referencing (crystal or line-derived clock). Use Value: Meets Telcordia GR-1244-CORE jitter requirements; simplifies clock tree design in space-constrained telecom modules.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: 100 GbE switch ASIC requiring synchronized 100 MHz HCSL clocks for multiple PCIe Gen 4 lanes and SerDes interfaces.

IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter 100 MHz HCSL clocks with matched skew (<100 ps) and PCIe Gen 4 SRNS compliance.

Use Value: Eliminates need for four discrete oscillators; reduces board area and power vs. multi-chip solutions while meeting strict PCIe jitter limits (0.32 ps RMS).

Use Scenario: 25G/100G Ethernet line card needing 125 MHz LVDS for PHYs and 156.25 MHz CMOS for management MCU.

IC Role / Device Role / Timing Role: Configurable clock source delivering differential LVDS and single-ended CMOS outputs simultaneously from one IC.

Use Value: Enables mixed-signal clock distribution without level-shifting buffers; supports both high-speed data paths and low-power control logic from a single timing device.

Broadcast Video Sync Generator

Telecom Line Card Timing

Use Scenario: SMPTE ST 2082-1 (12G-SDI) video processing platform requiring precise 27 MHz, 74.25 MHz, and 148.5 MHz clocks with sub-20 ps phase alignment.

IC Role / Device Role / Timing Role: Multi-frequency synthesizer generating three video-standard frequencies with programmable phase offset (±45 ns, <20 ps step).

Use Value: Replaces crystal+PLL combos; achieves frame-accurate synchronization across multiple video processors without external delay tuning.

Use Scenario: OTN/SONET line card needing OC-192 (9.953 Gbps) reference at 155.52 MHz plus auxiliary clocks for framer and processor.

IC Role / Device Role / Timing Role: High-stability clock generator supporting OC-12 compliant jitter (0.7 ps RMS) and flexible input referencing (crystal or line-derived clock).

Use Value: Meets Telcordia GR-1244-CORE jitter requirements; simplifies clock tree design in space-constrained telecom modules.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B-GM	Same Si5338 family; A-grade variant with identical pinout, package, and register map but different factory-programmed NVM configuration	Pre-configured for specific frequency sets; lacks field-programmability of SI5338C-B05390-GMR's blank OTP memory	Select when pre-defined clock outputs suffice and I²C reprogramming is unnecessary
LMK04832ISQE/NOPB	Two PLLs (not four independent MultiSynths); higher power (120 mA typ); larger 48-QFN package	Targets ultra-low-jitter (<0.1 ps) applications; supports JESD204B deterministic latency, not PCIe SRNS	Choose for JESD204B baseband systems where deterministic delay matters more than PCIe compliance or footprint

Compared with Si5338A-B-GM, SI5338C-B05390-GMR offers full field programmability and blank OTP for custom configurations; versus LMK04832ISQE/NOPB, it delivers smaller footprint, lower power, and native PCIe Gen 4 support-but lacks JESD204B deterministic latency features.

Availability

SI5338C-B05390-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and broadcast video sync generation requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5338C-B05390-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line was designed for high-performance, software-configurable clock generation in data center, telecom, and broadcast equipment-emphasizing low jitter, multi-format outputs, and I²C programmability.

FAQ

What is the primary function of the SI5338C-B05390-GMR?

The SI5338C-B05390-GMR is an I²C-programmable quad clock generator that synthesizes up to four independent, low-jitter output clocks (0.16–710 MHz) from a single reference. It replaces multiple crystal oscillators in systems requiring PCIe Gen 4, Ethernet, or broadcast video timing, and supports LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL output formats with per-channel voltage and phase control.

Does the SI5338C-B05390-GMR support PCIe Gen 4 timing requirements?

Yes, the SI5338C-B05390-GMR meets PCIe Gen 4 Common Clock jitter specifications (0.15–0.45 ps RMS, 10 kHz–50 MHz) and is explicitly validated for PCIe Gen 4 compliance per the PCI-Express Base Specification 4.0. Its 0.7 ps RMS typical phase jitter and SRNS mode support make it suitable for high-speed switch and accelerator timing applications.

How is the SI5338C-B05390-GMR programmed and configured?

The SI5338C-B05390-GMR is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software. This GUI tool enables full configuration of output frequencies, formats, voltages, spread spectrum, phase offsets, and alarm settings-then generates register maps for direct I²C writes or OTP programming. No external microcontroller is required for basic setup.

What package type and footprint does the SI5338C-B05390-GMR use?

The SI5338C-B05390-GMR uses a 24-lead QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. It is RoHS-compliant and halogen-free (GMR suffix). The pinout matches the standard Si5338 family layout, enabling drop-in compatibility with other Si5338 variants in the same package.

Can the SI5338C-B05390-GMR generate different output formats simultaneously?

Yes-the SI5338C-B05390-GMR supports mixed output formats across its four channels: for example, LVDS on CLK0A/B, HCSL on CLK1A/B, CMOS on CLK2A/B, and SSTL on CLK3A/B-all concurrently. Each output driver is independently configurable for signal format, voltage (1.5/1.8/2.5/3.3 V), frequency, and phase, enabling heterogeneous system interfacing from a single IC.

SI5338C-B05390-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05390-GMR FAQ

1.How can I place an order for SI5338C-B05390-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05390-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05390-GMR reliable?

The price and inventory of SI5338C-B05390-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05390-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B05390-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05390-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05390-GMR?

SI5338C-B05390-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05390-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05390-GMR?

For technical support, including SI5338C-B05390-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05390-GMR requirements.

6.How does Aetrix verify that SI5338C-B05390-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05390-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05390-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B05390-GMR?

All SI5338C-B05390-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05390-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05390-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B05390-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…