Skyworks Solutions Inc. SI5338C-B05394-GM
- Part No.:
- SI5338C-B05394-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B05394-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,149
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B05394-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent differential or single-ended clocks (0.16–710 MHz), 0.7 ps RMS typical phase jitter, and PCIe Gen 1/2/3/4 Common Clock & Gen 3 SRNS compliance. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338C-B05394-GM datasheet, SI5338C-B05394-GM pinout, SI5338C-B05394-GM application, or SI5338C-B05394-GM equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL), independent per-output voltage (1.5–3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and zero-ppm synthesis accuracy across all outputs.
Technical Context
The SI5338C-B05394-GM implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis blocks. Each output driver supports programmable format, voltage, and phase offset (<20 ps step resolution), enabling glitchless frequency adjustment in 1 ppm increments.
It accepts six input references - including 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential - and provides loss-of-lock and loss-of-signal alarms. The device operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V and output buffer supplies from 1.4 V to 3.63 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | Four independently configurable outputs (CLK0A/B through CLK3A/B) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and GbE jitter requirements |
| Frequency range | 0.16–710 MHz per output, with support for >350 MHz outputs at Fvco/4 and Fvco/6 |
| Input reference | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply voltages | Core: 1.8/2.5/3.3 V; Output buffers: 1.4–3.63 V, independently assignable per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temp | –40 to +85 °C ambient, suitable for industrial and telecom line card environments |
Pinout & Package
SI5338C-B05394-GM is housed in a 24-lead, 4 × 4 mm QFN package with an exposed thermal pad (pin 24). Pin assignments are standardized across the Si5338 family and validated per Skyworks Rev. 1.6 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept 5–710 MHz AC-coupled differential reference; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; internally biased |
| CLK0A/CLK0B through CLK3A/CLK3B | Differential clock outputs | Four pairs of LVPECL/LVDS/HCSL/CML outputs; each pair configurable independently |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage system interfacing |
| SCL/SDA | I²C interface | SMBus-compatible 1.8/2.5/3.3 V interface for configuration and status monitoring |
| INTR | Interrupt output | Open-drain alarm signal for loss-of-lock and loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs, eliminating need for multiple crystals |
| Independent output voltage control | Per-driver VDDO assignment (1.5/1.8/2.5/3.3 V) allows direct interfacing with mixed-voltage FPGAs and processors |
| Programmable phase offset | ±45 ns range with <20 ps step resolution enables precise skew management across high-speed SerDes lanes |
| Spread spectrum modulation | Configurable 0.5–5.0% down-spread at 33–63 kHz on any output to reduce EMI in dense PCB layouts |
| Glitchless frequency tuning | 1 ppm increment/decrement via dedicated pins or I²C, enabling real-time clock rate adaptation without output interruption |
Applications
| PCIe Gen 3/4 Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe root complex and endpoint devices in server backplanes. IC Role / Device Role / Timing Role: Common clock source compliant with PCIe Gen 3 SRNS and Gen 4 jitter specifications (0.11–0.45 ps RMS). Use Value: Eliminates need for discrete oscillators per slot while maintaining sub-0.5 ps RMS jitter required for Gen 4 link training stability. | Use Scenario: Generating 125 MHz LVDS clocks for 10 GbE PHYs and 250 MHz clocks for packet processing ASICs in Layer 3 switches. IC Role / Device Role / Timing Role: Quad-output clock synthesizer with independent format and voltage per port for multi-standard Ethernet timing. Use Value: Reduces BOM count and layout area versus discrete clock trees; supports both IEEE 802.3ae and 802.3by jitter profiles. |
| Broadcast Video Timing | FPGA Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 594 MHz and ST 2081 (6G-SDI) 297 MHz clocks with matched phase alignment to video encoder/decoder SoCs. IC Role / Device Role / Timing Role: High-frequency, low-jitter clock generator supporting >350 MHz outputs at Fvco/4 and Fvco/6. Use Value: Enables single-chip replacement of dual oscillators while maintaining <10 ps pk-pk cycle-cycle jitter critical for pixel-accurate video sync. | Use Scenario: Supplying 300 MHz LVDS for FPGA fabric, 100 MHz HCSL for DDR4 memory controller, and 50 MHz CMOS for microcontroller subsystems. IC Role / Device Role / Timing Role: Configurable quad clock source with mixed output formats and voltages on one die. Use Value: Simplifies power domain partitioning and eliminates level-shifting components between processor, memory, and peripherals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (default output frequencies) | No functional difference in programmability or performance; requires reprogramming via ClockBuilder Pro for identical behavior | Select when preconfigured startup frequencies match legacy designs; otherwise SI5338C-B05394-GM offers optimized default for PCIe/10GbE use cases |
| ICS853S02AGILF | Fixed-frequency, non-programmable quad LVDS clock generator; no I²C interface or MultiSynth™ synthesis | Limited to eight fixed output combinations; no spread spectrum, phase adjustment, or voltage flexibility | Choose only for cost-sensitive, static-clock applications where frequency agility and jitter optimization are not required |
Compared with Si5338A-B-GM, SI5338C-B05394-GM delivers identical silicon functionality but ships with factory-tuned NVM settings for PCIe Gen 3/4 and 10GbE timing; versus ICS853S02AGILF, it provides full programmability, lower jitter, and mixed-signal flexibility at the cost of configuration effort.
Availability
SI5338C-B05394-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server backplanes, 10 GbE switch/router timing, and broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338C-B05394-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed for high-performance, multi-protocol clock generation in data center, telecom, and broadcast systems-emphasizing low jitter, flexible output configuration, and PCIe/10GbE compliance.
FAQ
What is the default output configuration of the SI5338C-B05394-GM?
The SI5338C-B05394-GM ships with factory-programmed NVM settings optimized for PCIe Gen 3/4 and 10GbE applications, including 100 MHz HCSL on CLK0A/B and 125 MHz LVDS on CLK1A/B. All outputs retain full I²C reprogrammability via ClockBuilder Pro software, and the default configuration can be overwritten to meet custom frequency or format requirements.
Does the SI5338C-B05394-GM support spread spectrum clocking (SSC)?
Yes, the SI5338C-B05394-GM supports fully configurable spread spectrum on any output: modulation rates from 33 to 63 kHz, spread percentages from 0.5% to 5.0%, and selectable up/down-spread direction. This feature is implemented in hardware and does not require external components, making it effective for EMI reduction in dense PCB environments without impacting timing integrity.
Can the SI5338C-B05394-GM generate frequencies above 350 MHz?
Yes, the SI5338C-B05394-GM supports frequencies up to 710 MHz on LVPECL/LVDS/CML outputs. However, only two unique frequencies above 350 MHz may be generated simultaneously-specifically Fvco/4 and Fvco/6-due to internal VCO architecture constraints. This is documented in Section 3.3 of the datasheet and applies to all Si5338 variants, including SI5338C-B05394-GM.
What input reference options does the SI5338C-B05394-GM support?
The SI5338C-B05394-GM accepts six input reference types: 8–30 MHz crystal (differential), 5–200 MHz CMOS (single-ended on IN3/IN4), 5–350 MHz SSTL/HSTL (single-ended), and 5–710 MHz differential (on IN1/IN2 or IN5/IN6). All inputs are automatically detected and conditioned; no external biasing or termination is needed except for differential inputs, which require 100 Ω external termination.
Is the SI5338C-B05394-GM pin-compatible with other Si5338 variants?
Yes, all Si5338 variants-including SI5338C-B05394-GM-are fully pin-compatible and share identical 24-QFN packaging, pin assignments, and register maps. Differences exist only in factory-programmed NVM content (default frequencies, startup behavior), not in electrical or mechanical compatibility. Hardware designs using any Si5338 part can interchange SI5338C-B05394-GM without PCB changes.
SI5338C-B05394-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B05394-GM FAQ
1.How can I place an order for SI5338C-B05394-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B05394-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B05394-GM reliable?
The price and inventory of SI5338C-B05394-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05394-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B05394-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05394-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B05394-GM?
SI5338C-B05394-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B05394-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B05394-GM?
For technical support, including SI5338C-B05394-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05394-GM requirements.
6.How does Aetrix verify that SI5338C-B05394-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B05394-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05394-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B05394-GM?
All SI5338C-B05394-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05394-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B05394-GM part is unused and in its original packaging.
Return procedure for SI5338C-B05394-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B05394-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

