Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05411-GMR

Name: SI5338C-B05411-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05411-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05411-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05411-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,542

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05411-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338C-B05411-GMR datasheet, SI5338C-B05411-GMR pinout, SI5338C-B05411-GMR application, or SI5338C-B05411-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and loss-of-lock/loss-of-signal alarm support.

Technical Context

The SI5338C-B05411-GMR implements a two-stage PLL architecture: a high-stability reference stage (Phase Detector + Loop Filter + VCO) feeding four independent MultiSynth™ fractional-N synthesis blocks, each driving a configurable output buffer. Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.

Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent voltage selection (1.5–3.3 V), programmable initial phase offset (±45 ns), glitchless frequency increment/decrement (1 ppm steps), and fine-grained phase adjustment (<20 ps steps). External feedback mode enables zero-delay operation.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS) under defined test conditions
Output Count & Type	4 differential outputs (CLK0A/B–CLK3A/B) - supports up to eight single-ended clocks via configuration
Frequency Range	LVPECL/LVDS: 0.16–710 MHz - enables direct clocking of PCIe Gen 4 SerDes (100 MHz), 10GbE (156.25 MHz), and Fibre Channel (212.5 MHz)
Input Reference Support	Differential: 5–710 MHz; Crystal: 8–30 MHz - allows use of low-cost crystals or high-frequency differential sources
Supply Voltages	VDD core: 1.8/2.5/3.3 V; VDDO per output: 1.5/1.8/2.5/3.3 V - enables mixed-voltage system integration without level shifters
Package	24-pin QFN, 4 × 4 mm - space-constrained PCBs for switch/router line cards and FPGA carrier boards
Operating Temp	–40 to +85 °C - industrial-grade thermal range for telecom and embedded networking equipment

Pinout & Package

SI5338C-B05411-GMR uses a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet (pages 33–37).

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential input pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3/IN4	Single-ended input pins	Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL with internal biasing
CLK0A/CLK0B – CLK3A/CLK3B	Differential output pairs	Four independent outputs; each configurable as LVPECL, LVDS, HCSL, CML, or SSTL/HSTL
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V per output bank - enables mixed-signal voltage domain interfacing
SCL/SDA	I²C interface	Standard SMBus-compatible 100/400 kHz bus for configuration and status monitoring
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously
PCIe Gen 4 compliance	0.15–0.45 ps RMS jitter in common clock mode - validated per PCI-SIG Base Spec 4.0 rev. 0.5
Glitchless frequency tuning	1 ppm step size with <667 ns update time - enables real-time dynamic frequency scaling without clock interruption
Programmable spread spectrum	Configurable 0.5–5.0% down-spread at 33–63 kHz - reduces EMI peak emissions in dense PCB layouts
Zero-delay mode	External feedback path support - eliminates propagation delay between input and output for synchronous buffering

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched skew and programmable phase alignment. Use Value: Eliminates need for four discrete oscillators; ensures Gen 4 link training success via sub-0.45 ps RMS jitter and SRNS compliance.	Use Scenario: Generating 156.25 MHz (10GbE), 125 MHz (GbE), and 250 MHz (PHY interface) clocks on a multi-port Ethernet line card. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer with independent output format and voltage control per port group. Use Value: Reduces BOM count by consolidating three clock sources; supports mixed-voltage PHYs (1.8 V/2.5 V/3.3 V) without external level shifters.
Broadcast Video Timing	FPGA-Based Test Equipment
Use Scenario: Delivering SMPTE ST 2082 (28.63636 MHz) and ST 2081 (74.25 MHz) reference clocks to video processing FPGAs and serializer ICs in broadcast camera backends. IC Role / Device Role / Timing Role: Precision frequency translator generating exact broadcast-standard frequencies from a single 25 MHz crystal. Use Value: Achieves 0 ppm error across all outputs using MultiSynth™ integer/fractional synthesis - critical for frame-accurate genlock and lip-sync.	Use Scenario: Supplying 1 GHz sample clock, 200 MHz logic clock, and 100 MHz system clock to high-speed ADC/DAC and control FPGA in automated test equipment. IC Role / Device Role / Timing Role: Configurable clock source supporting both high-frequency sampling and low-jitter digital logic domains. Use Value: Enables deterministic timing correlation between analog capture and digital processing paths via sub-20 ps phase step resolution and <100 ps output skew.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched skew and programmable phase alignment.

Use Value: Eliminates need for four discrete oscillators; ensures Gen 4 link training success via sub-0.45 ps RMS jitter and SRNS compliance.

Use Scenario: Generating 156.25 MHz (10GbE), 125 MHz (GbE), and 250 MHz (PHY interface) clocks on a multi-port Ethernet line card.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer with independent output format and voltage control per port group.

Use Value: Reduces BOM count by consolidating three clock sources; supports mixed-voltage PHYs (1.8 V/2.5 V/3.3 V) without external level shifters.

Broadcast Video Timing

FPGA-Based Test Equipment

Use Scenario: Delivering SMPTE ST 2082 (28.63636 MHz) and ST 2081 (74.25 MHz) reference clocks to video processing FPGAs and serializer ICs in broadcast camera backends.

IC Role / Device Role / Timing Role: Precision frequency translator generating exact broadcast-standard frequencies from a single 25 MHz crystal.

Use Value: Achieves 0 ppm error across all outputs using MultiSynth™ integer/fractional synthesis - critical for frame-accurate genlock and lip-sync.

Use Scenario: Supplying 1 GHz sample clock, 200 MHz logic clock, and 100 MHz system clock to high-speed ADC/DAC and control FPGA in automated test equipment.

IC Role / Device Role / Timing Role: Configurable clock source supporting both high-frequency sampling and low-jitter digital logic domains.

Use Value: Enables deterministic timing correlation between analog capture and digital processing paths via sub-20 ps phase step resolution and <100 ps output skew.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B-GM	Same silicon die; factory-programmed with fixed configuration (non-I²C reprogrammable); no OTP memory write capability	Pre-configured for specific frequency sets - suitable for high-volume, unchanging clock trees	Select when design requires guaranteed factory-set frequencies and simplified qualification; not suitable for field reconfiguration.
LMK04832RHAR	Two PLLs (not four independent synthesizers); higher power (120 mA vs. 45 mA typ); larger 48-QFN package	Emphasizes ultra-low jitter (0.15 ps RMS) and dual-loop clean-up - preferred for RF sampling and instrumentation	Select when jitter is primary constraint and dual-loop jitter cleaning is required; avoid when board space or power budget is constrained.

Compared with Si5338A-B-GM and LMK04832RHAR, SI5338C-B05411-GMR uniquely balances field-programmability, 4-output independence, 0.7 ps RMS jitter, and 4×4 mm footprint - making it optimal for space-constrained, multi-protocol systems requiring post-silicon clock tuning.

Availability

SI5338C-B05411-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338C-B05411-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video - designed to replace multiple discrete oscillators with a single configurable IC.

FAQ

What is the maximum output frequency supported by SI5338C-B05411-GMR in LVPECL format?

The SI5338C-B05411-GMR supports LVPECL outputs up to 710 MHz, as specified in Table 6 of the Skyworks datasheet. This enables direct clocking of high-speed SerDes lanes used in PCIe Gen 4 (100 MHz), 10GbE (156.25 MHz), and Fibre Channel (212.5 MHz) applications. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to VCO constraints.

Does SI5338C-B05411-GMR support PCIe Gen 4 Separate Reference No Spread (SRNS) mode?

Yes, SI5338C-B05411-GMR is compliant with PCIe Gen 3 SRNS and Gen 4 common clock specifications. Its measured RMS jitter is 0.11–0.32 ps RMS in Gen 3 SRNS mode and 0.15–0.45 ps RMS in Gen 4 common clock mode (PLL BW 2–4 MHz, CDR = 10 MHz), meeting PCI-SIG Base Spec 4.0 requirements.

Can SI5338C-B05411-GMR generate different output voltages on each of its four output banks?

Yes, SI5338C-B05411-GMR provides independent VDDO0–VDDO3 supplies, allowing each output bank to be set to 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage components (e.g., 1.8 V FPGA I/O, 2.5 V PHY, 3.3 V microcontroller) without external level shifters or voltage translators.

What is the minimum input crystal frequency supported by SI5338C-B05411-GMR?

The SI5338C-B05411-GMR supports external crystals from 8 MHz to 30 MHz, as documented in Tables 8–11 of the Skyworks datasheet. Crystals below 8 MHz are not supported; alternative input sources (e.g., CMOS or differential) must be used for lower-frequency references.

How is SI5338C-B05411-GMR programmed, and is external non-volatile memory required?

SI5338C-B05411-GMR is programmed via its integrated I²C/SMBus interface using Skyworks' ClockBuilder Pro software. Configuration is stored in on-chip one-time-programmable (OTP) memory; no external EEPROM or flash is required. Factory programming or field updates are both supported through standard I²C writes.

SI5338C-B05411-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05411-GMR FAQ

1.How can I place an order for SI5338C-B05411-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05411-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05411-GMR reliable?

The price and inventory of SI5338C-B05411-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05411-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B05411-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05411-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05411-GMR?

SI5338C-B05411-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05411-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05411-GMR?

For technical support, including SI5338C-B05411-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05411-GMR requirements.

6.How does Aetrix verify that SI5338C-B05411-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05411-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05411-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B05411-GMR?

All SI5338C-B05411-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05411-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05411-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B05411-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…