Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05412-GM

Name: SI5338C-B05412-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05412-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05412-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05412-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,995

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05412-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe switch cards and 10 GbE line cards.

For engineers reviewing the SI5338C-B05412-GM datasheet, SI5338C-B05412-GM pinout, SI5338C-B05412-GM application, or SI5338C-B05412-GM equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage per driver (1.5–3.3 V), flexible reference inputs (crystal, CMOS, SSTL, differential), and guaranteed zero ppm frequency accuracy across all four outputs.

Technical Context

The SI5338C-B05412-GM implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references, followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output. Each MultiSynth supports integer or fractional mode, enabling precise frequency synthesis down to 1 ppb resolution and glitchless frequency adjustment in 1 ppm steps via dedicated control pins.

Its output stage provides full format flexibility-LVPECL, LVDS, HCSL, CML, CMOS, SSTL, or HSTL-with independent VDDO per driver (1.4–3.63 V), programmable initial phase offset (±45 ns), and <20 ps phase step resolution. The device includes loss-of-lock and loss-of-signal alarms, external feedback for zero-delay mode, and spread-spectrum capability (0.5–5.0% spread, 33–63 kHz modulation).

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports up to two >350 MHz outputs simultaneously (Fvco/4 & Fvco/6)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Core Supply Voltage	1.8 V (±5%), 2.5 V (±10%), or 3.3 V (±10%) - single supply with excellent PSRR
Output Driver Flexibility	Four differential outputs (CLK0A/B–CLK3A/B) or eight single-ended; each with independent VDDO (1.5/1.8/2.5/3.3 V)
Temperature Range	–40 °C to +85 °C ambient; qualified for industrial and telecom line card deployment
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3

Pinout & Package

SI5338C-B05412-GM is housed in a 24-lead, 4 mm × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input pair	Accepts 5–710 MHz AC-coupled differential clocks; internal 100 Ω termination enabled
IN3, IN4	Single-ended reference inputs	Support CMOS/SSTL/HSTL (5–350 MHz); each independently selectable as primary reference
IN5, IN6	Secondary differential reference pair	Redundant or alternate differential input path; identical electrical specs to IN1/IN2
CLK0A–CLK3B	Differential output pairs (4 channels)	Each pair (e.g., CLK0A/CLK0B) delivers one synthesized clock; format and voltage set per VDDOx
VDDO0–VDDO3	Independent output buffer supplies	Enable per-channel voltage setting (1.4–3.63 V) for mixed-format designs (e.g., LVDS + HCSL)
VDD	Core logic supply	Single 1.8/2.5/3.3 V supply powers PLL, NVM, and I²C interface; PSRR > 60 dB
SCL, SDA	I²C/SMBus configuration interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock, loss-of-signal, or NVM write completion

Key Features

Feature	Design Value
MultiSynth™ any-frequency synthesis	Four independent outputs, each programmable from 0.16–710 MHz with true zero ppm accuracy and 1 ppb resolution
PCIe Gen 3 SRNS & Gen 4 compliance	0.11–0.45 ps RMS jitter across PCIe generations; validated using Intel Clock Jitter Tool and Skyworks PCIe Jitter Tool
Independent output voltage per driver	VDDO0–VDDO3 support 1.5/1.8/2.5/3.3 V; enables mixed-signal FPGA/ASIC interfaces without level shifters
Glitchless frequency tuning	Pin-controlled ±1 ppm increment/decrement with <667 ns update time (>18 MHz outputs) and <20 ps phase step resolution
Flexible spread-spectrum clocking	Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate - reduces EMI without altering system timing margins
Zero-delay mode support	External feedback path allows synchronous clock distribution with minimal propagation delay skew across multiple devices

Applications

PCIe Switch Timing	Ethernet Line Card Clocking
Use Scenario: High-density 10/25/100 GbE switch fabric requiring synchronized, low-jitter clocks for SerDes lanes and packet processors. IC Role / Device Role / Timing Role: Quad-output clock generator providing PCIe Gen 4 common clock (100 MHz) and separate 156.25 MHz/312.5 MHz Ethernet reference clocks. Use Value: Eliminates four discrete oscillators; meets PCIe Gen 4 TJ < 33.6 ps pk-pk and IEEE 802.3bj random jitter specs with single-chip integration.	Use Scenario: Carrier-grade 10 GbE/OTN line card needing multiple precision clocks for MAC, PHY, and framer ICs. IC Role / Device Role / Timing Role: Configurable buffer and frequency translator delivering 125 MHz (GbE), 156.25 MHz (SONET/SDH), and 311.04 MHz (OTU-4) from a single 25 MHz crystal. Use Value: Reduces BOM count and layout area; supports both synchronous and asynchronous clock domain crossing via independent MultiSynth outputs.
Broadcast Video Timing	FPGA-Based Test Equipment
Use Scenario: SMPTE ST 2082/ST 2110 IP video router requiring ultra-low-jitter 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact SMPTE frequencies with <10 ps cycle-cycle jitter. Use Value: Enables frame-accurate genlock and lip-sync across multi-channel video streams; avoids costly custom oscillators or jitter-cleaning PLLs.	Use Scenario: High-speed digital pattern generator using FPGA fabric with multiple clock domains (e.g., 200 MHz logic, 800 MHz I/O, 1 GHz ADC sampling). IC Role / Device Role / Timing Role: Programmable clock source providing precisely phased, independently adjustable clocks for FPGA clock networks and external DAC/ADCs. Use Value: Supports dynamic clock rate changes during test execution; phase alignment (<20 ps step) ensures deterministic timing closure across mixed-speed interfaces.

PCIe Switch Timing

Ethernet Line Card Clocking

Use Scenario: High-density 10/25/100 GbE switch fabric requiring synchronized, low-jitter clocks for SerDes lanes and packet processors.

IC Role / Device Role / Timing Role: Quad-output clock generator providing PCIe Gen 4 common clock (100 MHz) and separate 156.25 MHz/312.5 MHz Ethernet reference clocks.

Use Value: Eliminates four discrete oscillators; meets PCIe Gen 4 TJ < 33.6 ps pk-pk and IEEE 802.3bj random jitter specs with single-chip integration.

Use Scenario: Carrier-grade 10 GbE/OTN line card needing multiple precision clocks for MAC, PHY, and framer ICs.

IC Role / Device Role / Timing Role: Configurable buffer and frequency translator delivering 125 MHz (GbE), 156.25 MHz (SONET/SDH), and 311.04 MHz (OTU-4) from a single 25 MHz crystal.

Use Value: Reduces BOM count and layout area; supports both synchronous and asynchronous clock domain crossing via independent MultiSynth outputs.

Broadcast Video Timing

FPGA-Based Test Equipment

Use Scenario: SMPTE ST 2082/ST 2110 IP video router requiring ultra-low-jitter 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact SMPTE frequencies with <10 ps cycle-cycle jitter.

Use Value: Enables frame-accurate genlock and lip-sync across multi-channel video streams; avoids costly custom oscillators or jitter-cleaning PLLs.

Use Scenario: High-speed digital pattern generator using FPGA fabric with multiple clock domains (e.g., 200 MHz logic, 800 MHz I/O, 1 GHz ADC sampling).

IC Role / Device Role / Timing Role: Programmable clock source providing precisely phased, independently adjustable clocks for FPGA clock networks and external DAC/ADCs.

Use Value: Supports dynamic clock rate changes during test execution; phase alignment (<20 ps step) ensures deterministic timing closure across mixed-speed interfaces.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05412-GM	Higher performance: 0.35 ps RMS jitter, integrated jitter cleaner, dual-loop architecture; supports up to 12 outputs	Targeted at 400G/800G optical modules and AI accelerator timing where sub-0.5 ps jitter is mandatory	Select when PCIe Gen 5 or IEEE 1588 PTP synchronization is required; higher cost and larger 32-QFN footprint
ICS8430I-01T	Fixed-frequency, non-programmable; 4 LVDS outputs only; 1.2 ps RMS jitter; no I²C interface or spread spectrum	Cost-sensitive, high-volume applications with static clock trees (e.g., legacy storage controllers)	Choose only if frequency flexibility, reprogrammability, or mixed output formats are unnecessary

Compared with Si5332A-D05412-GM, SI5338C-B05412-GM offers lower cost and smaller footprint while meeting PCIe Gen 4 and broadcast video jitter specs; versus ICS8430I-01T, it provides field-upgradable timing, multi-format outputs, and dynamic frequency tuning - essential for next-gen programmable infrastructure.

Availability

SI5338C-B05412-GM is available at Aetrix Electronics and suitable for PCIe switch timing, 10 GbE line cards, broadcast video routers, and FPGA-based test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338C-B05412-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for communications, automotive, and industrial markets.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces - designed specifically to replace multiple discrete oscillators and simplify timing architecture in data center, telecom, and broadcast systems.

FAQ

What is the maximum output frequency supported by the SI5338C-B05412-GM?

The SI5338C-B05412-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6), as confirmed in Table 6 of the datasheet.

Does the SI5338C-B05412-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338C-B05412-GM meets PCIe Gen 4 common clock jitter specifications with 0.15–0.45 ps RMS (10 kHz–50 MHz), verified per PCI-Express Base Specification 4.0 rev. 0.5 and measured using the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4.

Can the SI5338C-B05412-GM generate different output voltages on each channel?

Yes - the SI5338C-B05412-GM provides independent VDDO0–VDDO3 supplies, allowing each of its four output drivers to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage ASICs, FPGAs, and SerDes without external level shifters.

How is the SI5338C-B05412-GM programmed, and is firmware required?

The SI5338C-B05412-GM is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software. No external firmware is needed - configuration is stored in on-chip OTP NVM and auto-loads at power-up. Runtime reprogramming is also supported for dynamic frequency or phase adjustments.

What reference inputs does the SI5338C-B05412-GM accept?

The SI5338C-B05412-GM accepts six reference inputs: two differential pairs (IN1/IN2, IN5/IN6) for 5–710 MHz, two single-ended inputs (IN3, IN4) for CMOS/SSTL/HSTL (5–350 MHz), and an on-chip oscillator supporting 8–30 MHz crystals - all selectable as primary reference in hardware or software.

SI5338C-B05412-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05412-GM FAQ

1.How can I place an order for SI5338C-B05412-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05412-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05412-GM reliable?

The price and inventory of SI5338C-B05412-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05412-GM is usually 5 days.

3.What payment methods are accepted for SI5338C-B05412-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05412-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05412-GM?

SI5338C-B05412-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05412-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05412-GM?

For technical support, including SI5338C-B05412-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05412-GM requirements.

6.How does Aetrix verify that SI5338C-B05412-GM is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05412-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05412-GM meets industry standards.

7.What is the process for return or replacement of SI5338C-B05412-GM?

All SI5338C-B05412-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05412-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05412-GM part is unused and in its original packaging.

Return procedure for SI5338C-B05412-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…