Skyworks Solutions Inc. SI5338C-B05575-GM
- Part No.:
- SI5338C-B05575-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B05575-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,089
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B05575-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent low-jitter clocks (0.7 ps RMS typ) across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, supporting PCIe Gen 1–4 and Ethernet timing in telecom line cards and FPGA-based systems.
For engineers reviewing the SI5338C-B05575-GM datasheet, SI5338C-B05575-GM pinout, SI5338C-B05575-GM application, or SI5338C-B05575-GM equivalent, key selection considerations include its 4× differential output capability, 0 ppm synthesis accuracy, 24-pin 4×4 mm QFN package, and support for external crystal (8–30 MHz), CMOS (5–200 MHz), or differential inputs (5–710 MHz).
Technical Context
The SI5338C-B05575-GM integrates a dual-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each feeding a configurable output driver. It supports both free-running synthesis and synchronous frequency translation modes.
Each output driver is independently programmable for voltage (1.5/1.8/2.5/3.3 V), format (LVPECL up to 710 MHz, LVDS up to 350 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz), phase offset (±45 ns, <20 ps step), and spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count & Type | Four differential outputs (CLK0A/B through CLK3A/B), configurable as eight single-ended or mixed-mode clocks |
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), compliant with PCIe Gen 3 SRNS and GbE jitter requirements |
| Frequency Range | 0.16–710 MHz per output, with integer/fractional synthesis resolution down to 1 ppb |
| Input Flexibility | Supports 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential reference |
| Supply & Power | Single 1.8/2.5/3.3 V core supply; 45 mA typical core current at 100 MHz on all outputs |
| Operating Temp | –40 °C to +85 °C ambient, qualified for industrial and telecom infrastructure deployment |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
Pinout & Package
SI5338C-B05575-GM is housed in a 24-lead, 4 mm × 4 mm QFN package with wettable flanks and an exposed thermal pad. Pin 1 is top-left corner (IN1), pin 24 is bottom-right (GND). The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support DC-coupled CMOS/SSTL/HSTL inputs (5–200 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A–CLK3B | Differential output pairs | Four independent output channels; each pair (e.g., CLK0A/CLK0B) delivers complementary signals |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V supplies per output bank enable mixed-voltage operation |
| VDD | Core supply | 1.8/2.5/3.3 V ± tolerance; powers PLL, synthesizers, and control logic |
| SCL, SDA | I²C interface | SMBus-compatible serial bus (up to 400 kHz) for configuration and status monitoring |
| INTR | Interrupt output | Open-drain signal indicating loss-of-lock or loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs with independent fractional-N dividers |
| Glitchless frequency tuning | 1 ppm step size via PINC/FDEC pins; update time ≤667 ns for outputs >18 MHz |
| Programmable phase alignment | ±45 ns range with <20 ps resolution per output, enabling precise skew control across multi-lane interfaces |
| Spread-spectrum clocking | Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate, reducing EMI in dense PCB layouts |
| Zero-delay mode support | External feedback path enables deterministic latency matching between input and output clocks |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, jitter-compliant PCIe common clocks with matched phase alignment. Use Value: Meets PCIe Gen 4 common clock TJ < 33.6 ps pk-pk and RMS jitter < 0.45 ps, eliminating need for discrete oscillators per port. |
Use Scenario: Generating 125 MHz LVDS clocks for 10 GbE PHYs and 250 MHz CMOS clocks for packet processors in a carrier-grade Ethernet switch. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer with mixed-format outputs and independent voltage control per bank. Use Value: Replaces three separate oscillators while maintaining sub-1 ps RMS jitter on critical SerDes lanes. |
| FPGA-Based Broadcast Video Sync | Telecom Line Card Clock Translation |
Use Scenario: Deriving SMPTE ST 2082 (27 Gbps) pixel clock, AES67 audio reference (48 kHz), and system management clocks from a single 25 MHz crystal in broadcast video equipment. IC Role / Device Role / Timing Role: Multi-format, multi-frequency clock generator with ultra-low additive jitter (<0.7 ps RMS) and flexible output drive strength. Use Value: Enables deterministic timing across video, audio, and control domains without external jitter cleaners or buffers. |
Use Scenario: Translating a 19.44 MHz OC-12 reference into 155.52 MHz SONET, 125 MHz Ethernet, and 100 MHz processor clocks in a DSLAM line card. IC Role / Device Role / Timing Role: Synchronous frequency translator with loss-of-signal detection and fail-safe alarm signaling via INTR pin. Use Value: Maintains <0.7 ps RMS OC-12 random jitter while supporting hot-swappable reference switching and automatic failover. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05575-GM | Higher integration: includes integrated crystal, lower power (32 mA typ), tighter jitter (0.45 ps RMS), but limited to 3 outputs | Preferred for space-constrained designs where crystal integration and lower jitter outweigh 4-output requirement | Select when board area and jitter budget are more critical than output count |
| ICS853S02IAGLF | Fixed-frequency, non-programmable quad LVDS clock buffer; no synthesis, no I²C, 1.2 ps RMS jitter | Only suitable for static clock fanout-not frequency translation or flexible format generation | Choose only if design uses fixed frequencies and requires minimal configuration overhead |
Compared with Si5332A-D05575-GM, SI5338C-B05575-GM offers full 4-output programmability and broader input flexibility at higher power and jitter; versus ICS853S02IAGLF, it provides synthesis, format agility, and dynamic tuning-making it essential for evolving multi-standard platforms.
Availability
SI5338C-B05575-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and FPGA-based broadcast video sync requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338C-B05575-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line was designed specifically for high-performance, software-configurable clock generation in multi-standard communication systems-enabling consolidation of discrete oscillators and simplifying timing architecture in FPGA, ASIC, and network processor platforms.
FAQ
What is the primary function of the SI5338C-B05575-GM?
The SI5338C-B05575-GM is a quad-output, I²C-programmable clock generator using Skyworks' MultiSynth™ technology to synthesize any frequency on each of its four differential outputs with 0 ppm precision. It replaces up to four discrete oscillators and supports PCIe Gen 1–4, Ethernet, and telecom timing standards. Its role in system design is to provide flexible, low-jitter clock sources with independent format, voltage, and phase control per output channel.
Does the SI5338C-B05575-GM support PCIe Gen 4 compliance?
Yes, the SI5338C-B05575-GM meets PCIe Gen 4 common clock jitter requirements: RMS jitter ≤0.45 ps (12 kHz–20 MHz) and total jitter ≤33.6 ps pk-pk under specified test conditions (100 MHz HCSL outputs, PLL BW 2–5 MHz, CDR = 10 MHz). This compliance is verified per PCI Express Base Specification 4.0 rev. 0.5 and confirmed using the Skyworks PCIe Clock Jitter Tool.
What input reference options does the SI5338C-B05575-GM support?
The SI5338C-B05575-GM accepts multiple reference types: an 8–30 MHz fundamental-mode crystal on IN1/IN2; single-ended CMOS clocks (5–200 MHz) on IN3/IN4; SSTL/HSTL inputs (5–350 MHz); or differential inputs (5–710 MHz) on IN1/IN2 or IN5/IN6. Each input path includes dedicated loss-of-signal detection with configurable thresholds and response times.
How is output voltage configured on the SI5338C-B05575-GM?
Output voltage is set per output bank (VDDO0–VDDO3) using external supply rails-each independently configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows mixed-voltage operation (e.g., LVDS at 2.5 V and HCSL at 1.8 V simultaneously) without level-shifting components. The core VDD supply (1.8/2.5/3.3 V) is separate and powers internal logic and PLL circuitry.
Can the SI5338C-B05575-GM generate spread-spectrum clocks?
Yes, the SI5338C-B05575-GM supports fully programmable spread-spectrum clocking (SSC) on any output: spread depth adjustable from 0.5% to 5.0%, modulation rate from 33 kHz to 63 kHz, and center-spread or down-spread modes. SSC configuration is performed via I²C registers and can be enabled/disabled dynamically during operation without interrupting clock output.
SI5338C-B05575-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B05575-GM FAQ
1.How can I place an order for SI5338C-B05575-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B05575-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B05575-GM reliable?
The price and inventory of SI5338C-B05575-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05575-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B05575-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05575-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B05575-GM?
SI5338C-B05575-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B05575-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B05575-GM?
For technical support, including SI5338C-B05575-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05575-GM requirements.
6.How does Aetrix verify that SI5338C-B05575-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B05575-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05575-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B05575-GM?
All SI5338C-B05575-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05575-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B05575-GM part is unused and in its original packaging.
Return procedure for SI5338C-B05575-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B05575-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

