Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05601-GMR

Name: SI5338C-B05601-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05601-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05601-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05601-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,958

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05601-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent differential or single-ended clocks (0.16–710 MHz), 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4×4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing.

For engineers reviewing the SI5338C-B05601-GMR datasheet, SI5338C-B05601-GMR pinout, SI5338C-B05601-GMR application, or SI5338C-B05601-GMR equivalent, key selection considerations include its any-frequency synthesis capability per output, independent voltage control (1.5–3.3 V) per driver, spread-spectrum support (0.5–5.0% at 33–63 kHz), and PCIe Gen 4 Common Clock jitter compliance (0.15–0.45 ps RMS).

Technical Context

The SI5338C-B05601-GMR integrates a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. This enables true zero-ppm frequency accuracy across all outputs without requiring external loop filters.

Each of the four output drivers supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent supply voltage selection (VDDO0–VDDO3), programmable phase offset (±45 ns), and glitchless frequency increment/decrement (1 ppm steps). Input flexibility includes differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or 8–30 MHz crystal references.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Count & Type	4 independent differential or single-ended clock outputs, configurable per channel
Frequency Range	0.16–710 MHz per output; supports >350 MHz on up to two outputs simultaneously (Fvco/4 and Fvco/6)
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 Common Clock spec (≤0.45 ps RMS)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V
Input Reference Options	8–30 MHz crystal, or AC/DC-coupled clock inputs: differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz)
Interface & Programming	I²C/SMBus-compatible serial interface; configured via ClockBuilder Pro software
Operating Temperature	–40 °C to +85 °C ambient; qualified for industrial and telecom line card environments

Pinout & Package

SI5338C-B05601-GMR is housed in a 4 mm × 4 mm, 24-pin QFN package with exposed thermal pad (GND-connected). Pin assignments are fixed per the Si5338 family: 6 input pins (IN1–IN6), 8 clock output pins (CLK0A/B through CLK3A/B), 4 VDDOx supplies, 2 core VDD, SCL/SDA/I²C interface, INTR alarm output, and reserved/GND terminals.

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential clock inputs	Accept 5–710 MHz AC-coupled differential reference; require external 100 Ω termination
IN3/IN4	Single-ended clock inputs	Support CMOS/SSTL/HSTL signals (5–350 MHz); DC-coupled with internal biasing
CLK0A/CLK0B – CLK3A/CLK3B	Differential clock outputs	Four independent pairs; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx supply
VDDO0–VDDO3	Output buffer supplies	Independent 1.5–3.3 V rails per output pair-enables mixed-voltage system interfacing
SCL/SDA	I²C serial interface	Standard 100/400 kHz I²C bus for configuration and status readback; SMBus-compatible
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal conditions

Key Features

Feature	Design Value
Any-frequency synthesis per output	MultiSynth™ technology delivers true zero-ppm accuracy on all four outputs without external components
PCIe Gen 4 Common Clock compliance	0.15–0.45 ps RMS jitter (10 kHz–50 MHz) meets PCIe Base Spec 4.0 rev 0.5 requirements
Independent output voltage control	Each output pair powered by dedicated VDDO rail (1.5/1.8/2.5/3.3 V)-eliminates level-shifting ICs
Glitchless frequency tuning	Hardware-supported 1 ppm step frequency increment/decrement with <667 ns update time
Programmable spread spectrum	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, down-spread default
Zero-delay mode support	External feedback path enables synchronous clock distribution with minimal propagation delay variation

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: High-density 32-lane PCIe Gen 4 switch ASIC requiring four synchronized, low-jitter reference clocks for SerDes lanes and management logic. IC Role / Device Role / Timing Role: Quad clock generator providing independent 100 MHz HCSL (SerDes), 25 MHz LVDS (management), 125 MHz LVDS (PHY), and 156.25 MHz LVDS (control plane) clocks. Use Value: Meets PCIe Gen 4 Common Clock TJ spec (<33.6 ps pk-pk) and eliminates four discrete oscillators-reducing BOM count and layout complexity.	Use Scenario: 10 GbE/25 GbE line card with multi-port Ethernet PHYs needing precise, scalable clock trees for MAC, PCS, and PHY layers. IC Role / Device Role / Timing Role: Configurable clock source generating 156.25 MHz (10GBase-R), 312.5 MHz (25GBase-R), 125 MHz (SFP+), and 25 MHz (management) with matched phase alignment. Use Value: Independent phase adjustment (<20 ps steps) enables deterministic skew compensation across ports-critical for IEEE 1588 PTP synchronization.
Broadcast Video Timing	FPGA-Based Compute Acceleration
Use Scenario: SMPTE ST 2082/ST 2110 broadcast video router requiring ultra-low-jitter, format-flexible clocks for SDI, AES, and IP media transport interfaces. IC Role / Device Role / Timing Role: Generates 27 MHz (SDI), 112.5 MHz (AES67), 125 MHz (10GbE), and 100 MHz (FPGA fabric) clocks with LVDS and HCSL outputs. Use Value: 0.7 ps RMS jitter ensures compliance with SMPTE RP 184 jitter tolerance masks-preventing frame sync errors and audio dropouts.	Use Scenario: AI inference accelerator board using Xilinx Versal or Intel Agilex FPGA, demanding multiple high-frequency clocks for memory interfaces (DDR4/5), compute tiles, and PCIe host interface. IC Role / Device Role / Timing Role: Supplies 300 MHz (DDR5), 250 MHz (HBM2E), 100 MHz (PCIe Gen 4), and 50 MHz (FPGA configuration) with independent voltage control per domain. Use Value: Independent VDDOx rails allow direct connection to DDR5 VDDQ (1.1 V), HBM2E VPP (1.2 V), and PCIe 3.3 V domains-avoiding inefficient LDOs.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: High-density 32-lane PCIe Gen 4 switch ASIC requiring four synchronized, low-jitter reference clocks for SerDes lanes and management logic.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 100 MHz HCSL (SerDes), 25 MHz LVDS (management), 125 MHz LVDS (PHY), and 156.25 MHz LVDS (control plane) clocks.

Use Value: Meets PCIe Gen 4 Common Clock TJ spec (<33.6 ps pk-pk) and eliminates four discrete oscillators-reducing BOM count and layout complexity.

Use Scenario: 10 GbE/25 GbE line card with multi-port Ethernet PHYs needing precise, scalable clock trees for MAC, PCS, and PHY layers.

IC Role / Device Role / Timing Role: Configurable clock source generating 156.25 MHz (10GBase-R), 312.5 MHz (25GBase-R), 125 MHz (SFP+), and 25 MHz (management) with matched phase alignment.

Use Value: Independent phase adjustment (<20 ps steps) enables deterministic skew compensation across ports-critical for IEEE 1588 PTP synchronization.

Broadcast Video Timing

FPGA-Based Compute Acceleration

Use Scenario: SMPTE ST 2082/ST 2110 broadcast video router requiring ultra-low-jitter, format-flexible clocks for SDI, AES, and IP media transport interfaces.

IC Role / Device Role / Timing Role: Generates 27 MHz (SDI), 112.5 MHz (AES67), 125 MHz (10GbE), and 100 MHz (FPGA fabric) clocks with LVDS and HCSL outputs.

Use Value: 0.7 ps RMS jitter ensures compliance with SMPTE RP 184 jitter tolerance masks-preventing frame sync errors and audio dropouts.

Use Scenario: AI inference accelerator board using Xilinx Versal or Intel Agilex FPGA, demanding multiple high-frequency clocks for memory interfaces (DDR4/5), compute tiles, and PCIe host interface.

IC Role / Device Role / Timing Role: Supplies 300 MHz (DDR5), 250 MHz (HBM2E), 100 MHz (PCIe Gen 4), and 50 MHz (FPGA configuration) with independent voltage control per domain.

Use Value: Independent VDDOx rails allow direct connection to DDR5 VDDQ (1.1 V), HBM2E VPP (1.2 V), and PCIe 3.3 V domains-avoiding inefficient LDOs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B-GM	Same Si5338 family; differs in factory-programmed configuration (default register map, no OTP NVM preloaded)	Lacks preconfigured PCIe Gen 4 settings; requires full ClockBuilder Pro setup for identical performance	Select SI5338C-B05601-GMR when PCIe Gen 4 SRNS compliance and out-of-box validation are required.
ICS854S01IAGLF	Fixed-frequency quad LVDS clock generator (no I²C programming); max 700 MHz output; no spread spectrum or phase adjust	Only supports static clock trees; cannot adapt to dynamic frequency scaling or multi-standard systems	Choose ICS854S01IAGLF only for cost-sensitive, fixed-clock applications where reprogrammability is unnecessary.

Compared with Si5338A-B-GM, SI5338C-B05601-GMR offers verified PCIe Gen 4 SRNS compliance and factory-optimized configuration, reducing qualification time; versus ICS854S01IAGLF, it provides full programmability, jitter reduction features, and mixed-signal flexibility-justifying use in adaptive, multi-standard platforms.

Availability

SI5338C-B05601-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5338C-B05601-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers high-performance, programmable clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-designed to replace multiple discrete oscillators with a single configurable IC.

FAQ

What is the primary function of the SI5338C-B05601-GMR in a PCIe Gen 4 system?

The SI5338C-B05601-GMR serves as a quad-output common clock generator in PCIe Gen 4 systems, providing four low-jitter reference clocks (e.g., 100 MHz HCSL) that meet the PCIe Base Specification 4.0 jitter limits (≤0.45 ps RMS). Its MultiSynth™ architecture ensures zero-ppm frequency accuracy and supports SRNS compliance when configured with a 2–5 MHz PLL bandwidth and 10 MHz CDR.

Does the SI5338C-B05601-GMR support spread-spectrum clocking (SSC), and what are its configurable ranges?

Yes, the SI5338C-B05601-GMR supports spread-spectrum clocking on any output, with user-selectable parameters: spread magnitude from 0.5% to 5.0%, modulation rate from 33 kHz to 63 kHz, and direction (down-spread default). These settings are programmed via I²C registers and validated per JEDEC JESD99 for EMI reduction in high-density PCBs.

How many independent supply voltages does the SI5338C-B05601-GMR support for its output drivers?

The SI5338C-B05601-GMR supports four independent output supply rails-VDDO0, VDDO1, VDDO2, and VDDO3-each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous interfacing with mixed-voltage devices (e.g., DDR5 VDDQ = 1.1 V, PCIe = 3.3 V) without external level shifters, though VDDOx minimum is 1.4 V per datasheet Table 1.

Can the SI5338C-B05601-GMR operate without an external crystal, and what alternative reference inputs are supported?

Yes, the SI5338C-B05601-GMR can operate without an external crystal by accepting AC-coupled differential clock inputs (5–710 MHz on IN1/IN2 or IN5/IN6), DC-coupled CMOS inputs (5–200 MHz on IN3/IN4), or SSTL/HSTL inputs (5–350 MHz on IN3/IN4). Crystal operation is optional and limited to 8–30 MHz with on-chip load capacitance tuning.

What is the guaranteed phase jitter performance of the SI5338C-B05601-GMR, and under what test conditions is it specified?

The SI5338C-B05601-GMR guarantees ≤1.0 ps RMS phase jitter (12 kHz–20 MHz) under typical conditions: LVDS/HCSL output format, low-noise differential input clock, and Agilent 90804 oscilloscope measurement per JEDEC Std 65. The typical value is 0.7 ps RMS, validated at 125 MHz outputs with 25 MHz reference-meeting PCIe Gen 4 Common Clock requirements.

SI5338C-B05601-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05601-GMR FAQ

1.How can I place an order for SI5338C-B05601-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05601-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05601-GMR reliable?

The price and inventory of SI5338C-B05601-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05601-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B05601-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05601-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05601-GMR?

SI5338C-B05601-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05601-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05601-GMR?

For technical support, including SI5338C-B05601-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05601-GMR requirements.

6.How does Aetrix verify that SI5338C-B05601-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05601-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05601-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B05601-GMR?

All SI5338C-B05601-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05601-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05601-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B05601-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…