Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05628-GMR

Name: SI5338C-B05628-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05628-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05628-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05628-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,560

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05628-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338C-B05628-GMR datasheet, SI5338C-B05628-GMR pinout, SI5338C-B05628-GMR application, or SI5338C-B05628-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% down-spread), and loss-of-lock/loss-of-signal alarm functionality.

Technical Context

The SI5338C-B05628-GMR implements a two-stage PLL architecture: Stage 1 uses a VCO with programmable N-divider for reference-to-VCO frequency translation; Stage 2 employs four independent MultiSynth™ fractional-N synthesizers (M0–M3) each feeding one output driver. Each MultiSynth supports integer or fractional mode with <20 ps phase step accuracy and 1 ppm frequency increment/decrement.

Input flexibility includes six dedicated clock inputs (IN1–IN6): differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or external crystal (8–30 MHz). Output drivers support LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats across 0.16–710 MHz, with independent VDDOx supplies enabling mixed-voltage system clock distribution.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS)
Output Count & Type	4 independent outputs; configurable as differential (LVPECL/LVDS/HCSL/CML) or single-ended (CMOS/SSTL/HSTL)
Frequency Range	0.16–710 MHz per output; supports Fvco/4 and Fvco/6 for >350 MHz dual-frequency generation
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: 1.4–3.63 V per VDDOx rail
Synthesis Resolution	1 ppb frequency step size; enables true zero-ppm accuracy on all outputs via MultiSynth™
Spread Spectrum	Configurable per output: 0.5–5.0% down-spread, 33–63 kHz modulation rate
Operating Temp	–40 °C to +85 °C; qualified for industrial embedded and telecom line card environments

Pinout & Package

Package: 24-lead QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3, IN4	Single-ended clock inputs	Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; DC-coupled with 20 kΩ internal pull-up/down
CLK0A/CLK0B – CLK3A/CLK3B	Differential output pairs	Four independent output drivers; each configurable for LVPECL/LVDS/HCSL/CML format and VDDOx supply
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V rails per output pair; enable mixed-voltage clock fanout
VDD	Core supply	1.8/2.5/3.3 V ±10% core power; PSRR optimized for low-noise timing
SCL, SDA	I²C interface	SMBus-compatible 100/400 kHz programming interface; supports ClockBuilder Pro configuration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) alarms
RSVD_GND	Reserved ground	Internal no-connect; must be tied to GND for thermal and EMI performance

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable any-frequency generation (0.16–710 MHz) with 1 ppb resolution and zero-ppm accuracy
PCIe Gen 4 compliance	Meets PCIe Base Spec 4.0 rev 0.5 common clock jitter requirements (0.15–0.45 ps RMS) without external filtering
Independent output control	Per-output voltage (1.5/1.8/2.5/3.3 V), format (LVDS/HCSL/CMOS), phase offset (±45 ns), and spread-spectrum enable/disable
Glitchless frequency tuning	Hardware pin-controlled frequency increment/decrement in 1 ppm steps with <667 ns update time above 18 MHz
Robust input monitoring	Programmable loss-of-signal detection (2.6–5 µs response) and loss-of-lock detection (5–10 ms) with interrupt assertion

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 4 switch ASICs in a data center top-of-rack switch. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter reference clocks with matched skew (<100 ps) and PCIe Gen 4 SRNS compliance. Use Value: Eliminates need for four discrete oscillators; reduces board area by 60% and ensures deterministic inter-lane timing alignment critical for Gen 4 link training.	Use Scenario: Generating 125 MHz LVDS and 156.25 MHz CMOS clocks for 10 GbE PHYs and packet processors in carrier-grade Ethernet routers. IC Role / Device Role / Timing Role: Configurable buffer and level translator supporting mixed-signal clock domains with independent voltage rails (1.8 V LVDS, 3.3 V CMOS). Use Value: Enables single-chip clocking of heterogeneous interfaces; avoids external level shifters and reduces jitter accumulation from cascaded buffers.
Broadcast Video Timing	Telecom Line Card Sync
Use Scenario: Delivering SMPTE ST 2082 (28.63636 GHz) and ST 2081 (59.94 Hz) reference clocks to video encoder/decoder FPGAs in 4K/8K broadcast infrastructure. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating precise video timing standards from a single 25 MHz crystal reference. Use Value: Achieves sub-10 ps cycle-cycle jitter required for uncompressed video transport; eliminates crystal inventory for multiple video standards.	Use Scenario: Providing stratum-3 compliant 2.048 MHz and 19.44 MHz clocks to T1/E1 framers and SerDes in optical line cards. IC Role / Device Role / Timing Role: High-stability clock generator with external crystal input (8–30 MHz) and programmable phase offset (±45 ns) for TDM synchronization. Use Value: Meets ITU-T G.823/G.824 wander and jitter masks; supports holdover during reference loss via integrated oscillator calibration.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 4 switch ASICs in a data center top-of-rack switch.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter reference clocks with matched skew (<100 ps) and PCIe Gen 4 SRNS compliance.

Use Value: Eliminates need for four discrete oscillators; reduces board area by 60% and ensures deterministic inter-lane timing alignment critical for Gen 4 link training.

Use Scenario: Generating 125 MHz LVDS and 156.25 MHz CMOS clocks for 10 GbE PHYs and packet processors in carrier-grade Ethernet routers.

IC Role / Device Role / Timing Role: Configurable buffer and level translator supporting mixed-signal clock domains with independent voltage rails (1.8 V LVDS, 3.3 V CMOS).

Use Value: Enables single-chip clocking of heterogeneous interfaces; avoids external level shifters and reduces jitter accumulation from cascaded buffers.

Broadcast Video Timing

Telecom Line Card Sync

Use Scenario: Delivering SMPTE ST 2082 (28.63636 GHz) and ST 2081 (59.94 Hz) reference clocks to video encoder/decoder FPGAs in 4K/8K broadcast infrastructure.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating precise video timing standards from a single 25 MHz crystal reference.

Use Value: Achieves sub-10 ps cycle-cycle jitter required for uncompressed video transport; eliminates crystal inventory for multiple video standards.

Use Scenario: Providing stratum-3 compliant 2.048 MHz and 19.44 MHz clocks to T1/E1 framers and SerDes in optical line cards.

IC Role / Device Role / Timing Role: High-stability clock generator with external crystal input (8–30 MHz) and programmable phase offset (±45 ns) for TDM synchronization.

Use Value: Meets ITU-T G.823/G.824 wander and jitter masks; supports holdover during reference loss via integrated oscillator calibration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05628-GM	Higher integration: 8 outputs, integrated LDOs, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency	Targeted at JESD204B ADC/DAC systems requiring sub-100 ps deterministic skew; not drop-in compatible due to different pinout and register map	Select when needing >4 outputs, tighter jitter, or JESD204B compliance; requires PCB redesign and firmware update
ICS853S01AGI-01LFT	Fixed-function 4-output LVDS generator; no I²C programming; 1.2 ps RMS jitter; limited frequency range (10–350 MHz)	Designed for cost-sensitive, fixed-frequency applications like legacy PCIe Gen 2/3; lacks spread spectrum, phase adjustment, or multi-format support	Select only for static clock trees where reconfiguration is unnecessary and jitter budget allows ≥1.2 ps RMS

Compared with Si5332A-D05628-GM and ICS853S01AGI-01LFT, the SI5338C-B05628-GMR delivers optimal balance of programmability, PCIe Gen 4 compliance, and footprint efficiency-enabling field-upgradable timing in space-constrained industrial and telecom platforms without requiring full system redesign.

Availability

SI5338C-B05628-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338C-B05628-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-enabling flexible, future-proof timing architectures in compact form factors.

FAQ

What is the maximum output frequency supported by SI5338C-B05628-GMR?

The SI5338C-B05628-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 250 MHz on HCSL, and 200 MHz on CMOS. For frequencies above 350 MHz, only two unique outputs can operate simultaneously-specifically Fvco/4 and Fvco/6-as defined by the MultiSynth™ architecture. This constraint ensures phase noise and jitter performance remain within specification across all enabled outputs.

Does SI5338C-B05628-GMR support PCIe Gen 4 Common Clock compliance?

Yes, SI5338C-B05628-GMR is explicitly validated for PCIe Gen 4 Common Clock compliance with measured RMS jitter of 0.15–0.45 ps (10 kHz–50 MHz) using 100 MHz HCSL outputs and a 2–5 MHz PLL bandwidth. The device meets PCI-SIG Base Specification 4.0 rev 0.5 requirements without external filtering or layout modifications, making it suitable for direct integration into Gen 4 switch and endpoint designs.

How many independent supply rails does SI5338C-B05628-GMR provide for its outputs?

The SI5338C-B05628-GMR provides four independent output supply rails-VDDO0 through VDDO3-each configurable from 1.4 V to 3.63 V. This enables simultaneous delivery of different logic families (e.g., 1.8 V LVDS to an FPGA and 3.3 V CMOS to a microcontroller) without external level shifters, reducing signal integrity risk and simplifying power domain partitioning in mixed-voltage systems.

Can SI5338C-B05628-GMR generate spread-spectrum clocking (SSC) on individual outputs?

Yes, SI5338C-B05628-GMR supports independent spread-spectrum clocking on any output, with programmable parameters including spread magnitude (0.5–5.0%), modulation rate (33–63 kHz), and direction (down-spread only). SSC is applied digitally within the MultiSynth™ engine and does not require external components, allowing EMI reduction for specific subsystems (e.g., USB or display interfaces) while leaving other outputs unmodulated for jitter-sensitive functions.

What programming interface does SI5338C-B05628-GMR use, and is configuration persistent?

The SI5338C-B05628-GMR uses an I²C/SMBus-compatible serial interface (SCL/SDA pins) for configuration. Factory-programmed settings are stored in one-time-programmable (OTP) non-volatile memory, ensuring boot-up readiness without host intervention. Field updates are supported via I²C, and ClockBuilder Pro software provides GUI-based register configuration, validation, and .c file generation for embedded initialization code.

SI5338C-B05628-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05628-GMR FAQ

1.How can I place an order for SI5338C-B05628-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05628-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05628-GMR reliable?

The price and inventory of SI5338C-B05628-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05628-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B05628-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05628-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05628-GMR?

SI5338C-B05628-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05628-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05628-GMR?

For technical support, including SI5338C-B05628-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05628-GMR requirements.

6.How does Aetrix verify that SI5338C-B05628-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05628-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05628-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B05628-GMR?

All SI5338C-B05628-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05628-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05628-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B05628-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…