Skyworks Solutions Inc. SI5338C-B05629-GM
- Part No.:
- SI5338C-B05629-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B05629-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B05629-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and MultiSynth™ frequency synthesis supporting 0.16–710 MHz output ranges across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats. It replaces up to four crystal oscillators in FPGA, processor, and Ethernet switch timing systems.
For engineers reviewing the SI5338C-B05629-GM datasheet, SI5338C-B05629-GM pinout, SI5338C-B05629-GM application, or SI5338C-B05629-GM equivalent, key selection considerations include its 24-QFN package, I²C/SMBus programmability, independent per-output voltage (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% at 33–63 kHz), and zero-ppm synthesis accuracy across all four outputs.
Technical Context
The SI5338C-B05629-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks, each feeding a configurable output driver. Its input flexibility supports external crystals (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential clocks (5–710 MHz).
Each output driver supports independent format selection, voltage supply (VDDOx), phase offset (±45 ns, <20 ps step), and frequency increment/decrement (1 ppm steps, glitchless). The device includes loss-of-lock and loss-of-signal alarms, external feedback for zero-delay mode, and I²C register access to all configuration and status bits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3/4 common clock and SRNS requirements for high-speed serial links |
| Output Count & Type | 4 differential outputs (CLK0A/B–CLK3A/B) - supports simultaneous LVPECL, LVDS, HCSL, or CML signaling |
| Frequency Range | 0.16–710 MHz - covers Ethernet (125/156.25 MHz), PCIe (100 MHz), Fibre Channel (1.0625 GHz via divider), and broadcast video (27/74.25 MHz) |
| Input Reference Options | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system-level clock sourcing |
| Supply Voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - allows mixed-voltage board design with per-output level translation |
| Package | 24-pin QFN, 4 × 4 mm - space-constrained placement compatible with standard reflow profiles |
| Operating Temp | –40 to +85 °C - qualified for industrial and telecom line card environments |
Pinout & Package
SI5338C-B05629-GM uses a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet (pages 33–37) and validated for this specific variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept 5–710 MHz AC-coupled differential references; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; DC-coupled with internal bias |
| CLK0A/CLK0B–CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx supply |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output pair - enables mixed-signal interface voltage translation |
| SCL/SDA | I²C interface | Standard SMBus-compatible 100/400 kHz control bus; supports in-system programming and runtime reconfiguration |
| INTR | Interrupt output | Open-drain status flag for loss-of-lock, loss-of-signal, or PLL unlock events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enable true zero-ppm frequency accuracy on all outputs without external crystals |
| PCIe Gen 3 SRNS compliance | 0.11–0.32 ps RMS jitter in Separate Reference No Spread mode satisfies Intel's stringent serial link timing margin requirements |
| Per-output voltage control | Independent VDDOx supplies allow direct interfacing to 1.5 V FPGA banks, 1.8 V ASICs, and 3.3 V legacy peripherals without level shifters |
| Glitchless frequency tuning | 1 ppm incremental/decremental frequency adjustment via PINC/FDEC pins enables real-time clock rate adaptation without output interruption |
| Programmable spread spectrum | Configurable SSC (0.5–5.0% spread, 33–63 kHz modulation) reduces EMI peak emissions for FCC/CE certification |
Applications
| Processor and FPGA Clocking | PCIe Gen 1–4 Timing |
|---|---|
Use Scenario: Providing multiple synchronized clocks to heterogeneous SoCs, FPGAs, and memory controllers on a single PCB. IC Role / Device Role / Timing Role: Quad-output clock generator delivering independent 100 MHz PCIe REFCLK, 156.25 MHz Ethernet, 200 MHz DDR PHY, and 27 MHz video pixel clocks. Use Value: Eliminates four discrete oscillators and associated layout complexity while maintaining sub-1 ps jitter on all outputs. | Use Scenario: Generating compliant reference clocks for PCIe root complexes, switches, and endpoint devices in servers and storage systems. IC Role / Device Role / Timing Role: Common-clock-mode generator meeting PCIe Gen 4 total jitter ≤33.6 ps pk-pk and SRNS RMS jitter ≤0.45 ps. Use Value: Enables single-device timing solution across Gen 1–4 lanes without redesign or BOM changes during platform upgrades. |
| Ethernet Switch/Routing | Broadcast Video/Audio Timing |
Use Scenario: Synchronizing packet processing, switching fabric, and SerDes interfaces in 1 GbE/10 GbE line cards. IC Role / Device Role / Timing Role: Low-jitter source for 125 MHz (GbE), 156.25 MHz (10GbE), and 312.5 MHz (25GbE) clocks with deterministic skew <100 ps between outputs. Use Value: Ensures deterministic latency and eliminates timing-related packet loss in high-throughput switching applications. | Use Scenario: Delivering frame-synchronized clocks to SDI transceivers, HDMI PHYs, and audio codecs in broadcast encoders and production switchers. IC Role / Device Role / Timing Role: Precision generator for SMPTE ST 2082 (12G-SDI), AES3, and I²S clocks with ±45 ns programmable phase alignment. Use Value: Enables multi-channel video/audio sync without external delay lines or custom PLL designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B-GM | Same silicon die and pinout; factory-programmed with fixed configuration stored in OTP NVM - no field I²C reprogramming possible | Pre-configured for specific OEM use cases; unsuitable for dynamic frequency changes or prototyping | Select when production volume justifies OTP customization and runtime reconfiguration is unnecessary |
| ICS8430I-01LG | Fixed-frequency quad LVDS generator (no I²C, no frequency synthesis); 1.2 ps RMS jitter; 32-QFN package | Limited to pre-defined frequencies; lacks spread spectrum, phase adjustment, and multi-format outputs | Select only for cost-sensitive, static-clock applications where programmability and jitter margin are secondary |
Compared with Si5338A-B-GM and ICS8430I-01LG, SI5338C-B05629-GM uniquely combines field-programmable MultiSynth™ synthesis, per-output voltage/format control, and PCIe Gen 4 SRNS compliance - making it the only option for flexible, high-performance timing in evolving compute and networking platforms.
Availability
SI5338C-B05629-GM is available at Aetrix Electronics and suitable for FPGA clocking, PCIe Gen 4 infrastructure, and broadcast video timing requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338C-B05629-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed digital systems including data centers, telecom infrastructure, and broadcast equipment - designed to replace multiple discrete oscillators with a single configurable device.
FAQ
What is the primary function of the SI5338C-B05629-GM in a timing architecture?
The SI5338C-B05629-GM serves as a fully programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. Its core function is to replace multiple fixed-frequency crystal oscillators while enabling precise frequency, phase, format, and voltage control per output - directly implemented in the SI5338C-B05629-GM's MultiSynth™ architecture and I²C-configurable registers.
Does the SI5338C-B05629-GM support PCIe Gen 4 Common Clock mode?
Yes, the SI5338C-B05629-GM meets PCIe Gen 4 Common Clock jitter specifications with ≤0.45 ps RMS (10 kHz–50 MHz) when configured per Skyworks AN562 guidelines. This performance is verified using the Skyworks PCIe Clock Jitter Tool and applies to 100 MHz HCSL outputs with appropriate PLL bandwidth and CDR settings - a confirmed specification for the SI5338C-B05629-GM.
Can the SI5338C-B05629-GM generate different output voltages simultaneously?
Yes, the SI5338C-B05629-GM supports independent output supply voltages: VDDO0 through VDDO3 can each be set to 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs on the same device - a confirmed capability documented in the "Output Stage" section (page 21) and Table 6 of the SI5338C-B05629-GM datasheet.
What reference inputs does the SI5338C-B05629-GM accept?
The SI5338C-B05629-GM accepts five reference types: 8–30 MHz crystal (differential), 5–200 MHz CMOS (single-ended), 5–350 MHz SSTL/HSTL (single-ended), and 5–710 MHz differential (AC-coupled). All are supported natively by the SI5338C-B05629-GM's input stage circuitry and validated in Tables 6 and 8–11 of the official Skyworks datasheet.
Is ClockBuilder Pro software required to configure the SI5338C-B05629-GM?
No - ClockBuilder Pro is optional but strongly recommended. The SI5338C-B05629-GM is fully controllable via standard I²C commands to its internal register map; however, ClockBuilder Pro automates configuration, validates jitter performance, generates initialization code, and exports .cmm files - significantly reducing development time for the SI5338C-B05629-GM in complex multi-output scenarios.
SI5338C-B05629-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B05629-GM FAQ
1.How can I place an order for SI5338C-B05629-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B05629-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B05629-GM reliable?
The price and inventory of SI5338C-B05629-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05629-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B05629-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05629-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B05629-GM?
SI5338C-B05629-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B05629-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B05629-GM?
For technical support, including SI5338C-B05629-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05629-GM requirements.
6.How does Aetrix verify that SI5338C-B05629-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B05629-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05629-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B05629-GM?
All SI5338C-B05629-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05629-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B05629-GM part is unused and in its original packaging.
Return procedure for SI5338C-B05629-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B05629-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

