Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05660-GM

Name: SI5338C-B05660-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05660-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05660-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05660-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,051

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05660-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator featuring MultiSynth™ frequency synthesis with 0 ppm precision per output, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338C-B05660-GM datasheet, SI5338C-B05660-GM pinout, SI5338C-B05660-GM application, or SI5338C-B05660-GM equivalent, key selection criteria include differential output jitter performance at PCIe Gen 4 (0.15–0.45 ps RMS), independent per-output voltage configuration (1.5/1.8/2.5/3.3 V), spread-spectrum control (0.5–5.0% deviation, 33–63 kHz modulation), and 24-QFN package compatibility with space-constrained FPGA/ASIC clock trees.

Technical Context

The SI5338C-B05660-GM implements a two-stage PLL architecture: a high-stability reference stage (with programmable R-divider) feeding a fractional-N VCO, followed by four independent MultiSynth™ synthesis blocks (M0–M3) each driving configurable output buffers. Each output supports integer or fractional synthesis with <20 ps phase step resolution and ±45 ns programmable initial offset.

Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references. Output drivers are independently configurable for format, voltage, enable, and spread-spectrum modulation - enabling simultaneous generation of PCIe REFCLK, Ethernet PHY clocks, and processor core clocks from a single device.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS).
Output Count & Type	4 differential outputs (CLK0A/B–CLK3A/B); supports up to 8 single-ended or mixed-mode outputs via internal termination.
Frequency Range	0.16–710 MHz per output; LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz.
Supply Voltages	Core: 1.8/2.5/3.3 V; Independent output buffers: 1.5/1.8/2.5/3.3 V per driver (VDDO0–VDDO3).
Interface	I²C/SMBus-compatible serial interface (SCL/SDA); supports ClockBuilder Pro programming and real-time frequency/phase adjustment.
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch; RoHS-compliant, –40°C to +85°C operating range.
PCIe Compliance	Gen 1/2/3/4 Common Clock compliant; Gen 3 SRNS compliant; validated with Intel Clock Jitter Tool.

Pinout & Package

SI5338C-B05660-GM uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow standard Si5338 top-view layout: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2), CLK0A–CLK3B (four differential output pairs), VDD (core supply), VDDO0–VDDO3 (independent output buffer supplies), SCL/SDA/INTR (I²C control), and GND/RSVD_GND.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input 1	Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination.
IN3, IN4	Single-ended reference inputs	Support CMOS/SSTL/HSTL signals (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD.
CLK0A, CLK0B – CLK3A, CLK3B	Differential clock outputs	Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CML with per-driver VDDO supply.
VDDO0 – VDDO3	Output buffer supply rails	Independent 1.5/1.8/2.5/3.3 V supplies per output pair; enables mixed-voltage clock distribution.
SCL, SDA	I²C serial interface	Standard open-drain I²C bus (up to 400 kHz); used for configuration, status readback, and real-time tuning.
INTR	Interrupt output	Open-drain active-low signal indicating loss-of-lock (LOL) or loss-of-signal (LOS) events.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously.
Per-output spread spectrum	Configurable SSC on any output: 0.5–5.0% deviation, 33–63 kHz modulation rate, reducing EMI in dense PCB layouts.
Glitchless frequency tuning	Independent FINC/FDEC pins allow 1 ppm-step frequency increments/decrements without output interruption.
Programmable phase alignment	±45 ns initial phase offset and <20 ps step resolution per output - critical for SerDes lane deskew and DDR timing margining.
Zero-delay mode support	External feedback path enables synchronous clock forwarding with minimal propagation delay (2.5–4 ns typical).

Applications

PCIe Gen 4 Root Complex Timing	Ethernet Switch Clock Tree
Use Scenario: Providing synchronized 100 MHz REFCLK to multiple PCIe Gen 4 endpoints and root ports in server motherboard designs. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned reference clocks meeting PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators; reduces BOM cost and board area while ensuring inter-lane skew <100 ps.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1G/10G/25G Ethernet PHYs and switch fabric ASICs. IC Role / Device Role / Timing Role: Programmable frequency translator converting a single 25 MHz crystal into multiple Ethernet-standard frequencies with independent output formats. Use Value: Enables single-crystal design for multi-rate switches; supports both LVDS (PHY) and HCSL (ASIC) signaling on same device.
FPGA-Based Video Processing System	Telecom Line Card Synchronization
Use Scenario: Supplying pixel clock (148.5 MHz), video reference (27 MHz), and processing core clock (300 MHz) to Xilinx Zynq UltraScale+ MPSoC in broadcast video equipment. IC Role / Device Role / Timing Role: Any-frequency clock generator with independent voltage per output (1.8 V for FPGA I/O, 3.3 V for legacy video ICs). Use Value: Replaces three separate oscillators; eliminates level-shifting circuitry via native multi-voltage outputs.	Use Scenario: Delivering stratum-3 compliant clocks (154.4 MHz, 19.44 MHz, 2.048 MHz) to T1/E1 framers, DSPs, and packet processors in carrier-grade line cards. IC Role / Device Role / Timing Role: High-stability clock synthesizer with OC-12 random jitter ≤0.7 ps RMS and loss-of-signal detection for network reliability monitoring. Use Value: Meets Telcordia GR-1244-CORE jitter requirements; INTR pin enables real-time fault reporting to system controller.

PCIe Gen 4 Root Complex Timing

Ethernet Switch Clock Tree

Use Scenario: Providing synchronized 100 MHz REFCLK to multiple PCIe Gen 4 endpoints and root ports in server motherboard designs.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned reference clocks meeting PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS).

Use Value: Eliminates need for four discrete oscillators; reduces BOM cost and board area while ensuring inter-lane skew <100 ps.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1G/10G/25G Ethernet PHYs and switch fabric ASICs.

IC Role / Device Role / Timing Role: Programmable frequency translator converting a single 25 MHz crystal into multiple Ethernet-standard frequencies with independent output formats.

Use Value: Enables single-crystal design for multi-rate switches; supports both LVDS (PHY) and HCSL (ASIC) signaling on same device.

FPGA-Based Video Processing System

Telecom Line Card Synchronization

Use Scenario: Supplying pixel clock (148.5 MHz), video reference (27 MHz), and processing core clock (300 MHz) to Xilinx Zynq UltraScale+ MPSoC in broadcast video equipment.

IC Role / Device Role / Timing Role: Any-frequency clock generator with independent voltage per output (1.8 V for FPGA I/O, 3.3 V for legacy video ICs).

Use Value: Replaces three separate oscillators; eliminates level-shifting circuitry via native multi-voltage outputs.

Use Scenario: Delivering stratum-3 compliant clocks (154.4 MHz, 19.44 MHz, 2.048 MHz) to T1/E1 framers, DSPs, and packet processors in carrier-grade line cards.

IC Role / Device Role / Timing Role: High-stability clock synthesizer with OC-12 random jitter ≤0.7 ps RMS and loss-of-signal detection for network reliability monitoring.

Use Value: Meets Telcordia GR-1244-CORE jitter requirements; INTR pin enables real-time fault reporting to system controller.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B05660-GM	Same silicon, different factory-programmed NVM configuration; lacks pre-loaded custom frequency plan.	Requires full ClockBuilder Pro configuration; no out-of-box operation for target frequencies.	Select SI5338C-B05660-GM when pre-programmed PCIe/ETH timing profiles are required; choose Si5338A for fully custom synthesis plans.
LMK04832ISQE/NOPB	Two-stage jitter cleaner with dual-loop PLL; higher power (125 mA), larger 48-QFN package; no integrated crystal oscillator support.	Better suited for ultra-low-jitter cleaning (0.15 ps RMS) but requires external reference and adds complexity.	Choose LMK04832 when input clock jitter exceeds 1 ps RMS and cleaning is mandatory; SI5338C-B05660-GM is optimal for direct synthesis from crystal or clean reference.

Compared with Si5338A-B05660-GM, the SI5338C-B05660-GM delivers immediate plug-and-play operation for defined PCIe/Ethernet frequencies, while the LMK04832 offers superior jitter cleaning at the cost of higher power, larger footprint, and external reference dependency.

Availability

SI5338C-B05660-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server motherboards, multi-rate Ethernet switches, broadcast video processing systems, and telecom line cards requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338C-B05660-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and clock technology expertise.

The Si5338 product line was designed specifically for high-performance, multi-output clock generation in datacenter, networking, and communications equipment - emphasizing low jitter, flexible synthesis, and seamless integration with FPGAs, ASICs, and high-speed SerDes interfaces.

FAQ

What is the default factory configuration of the SI5338C-B05660-GM?

The SI5338C-B05660-GM ships with pre-programmed non-volatile memory (NVM) configured for PCIe Gen 4 common clock (100 MHz), 156.25 MHz Ethernet, 125 MHz SGMII, and 312.5 MHz 25G Ethernet outputs - enabling immediate operation without I²C programming. This differs from the Si5338A variant, which requires full ClockBuilder Pro setup. The SI5338C-B05660-GM retains full reprogrammability via I²C for field updates.

Does the SI5338C-B05660-GM support spread-spectrum clocking on all four outputs simultaneously?

Yes, the SI5338C-B05660-GM supports independent spread-spectrum modulation on any or all four outputs. Each output can be configured with unique parameters: spread deviation (0.5–5.0%), modulation rate (33–63 kHz), and center frequency. This capability is implemented in hardware per-output and does not require shared resources, making it ideal for EMI reduction across multiple high-speed buses driven by the SI5338C-B05660-GM.

What is the maximum output frequency achievable with LVDS format on the SI5338C-B05660-GM?

The SI5338C-B05660-GM supports LVDS outputs up to 710 MHz, as confirmed in Table 6 of the official datasheet. This applies when using the LVDS driver with appropriate termination (100 Ω differential load) and VDDO ≥ 2.5 V. At 710 MHz, LVDS output jitter remains within specification (≤1 ps RMS), satisfying requirements for high-speed SerDes applications such as 28G PAM4 interfaces when paired with low-noise reference inputs.

How does the SI5338C-B05660-GM handle loss-of-signal detection?

The SI5338C-B05660-GM provides dedicated loss-of-signal (LOS) detection on all six input pins (IN1–IN6) with configurable thresholds. Detection time is 2.6–5 µs (typ/max), and release time is 0.01–1 µs. An interrupt (INTR pin) asserts low upon LOS or loss-of-lock (LOL), allowing host microcontrollers to initiate failover or diagnostics. This functionality is active in both PLL and bypass modes, and the SI5338C-B05660-GM's register map allows per-input enable/disable and status readback via I²C.

Can the SI5338C-B05660-GM generate frequencies below 1 MHz?

Yes, the SI5338C-B05660-GM supports output frequencies as low as 0.16 MHz (160 kHz) in all supported formats (LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL). While the PLL operates optimally above 5 MHz, sub-MHz outputs are achieved using integer division of higher-frequency MultiSynth™ outputs - preserving 0 ppm accuracy and low jitter. This capability enables use cases such as RTC clocks, watchdog timers, or low-speed MCU peripherals directly driven by the SI5338C-B05660-GM.

SI5338C-B05660-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05660-GM FAQ

1.How can I place an order for SI5338C-B05660-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05660-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05660-GM reliable?

The price and inventory of SI5338C-B05660-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05660-GM is usually 5 days.

3.What payment methods are accepted for SI5338C-B05660-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05660-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05660-GM?

SI5338C-B05660-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05660-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05660-GM?

For technical support, including SI5338C-B05660-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05660-GM requirements.

6.How does Aetrix verify that SI5338C-B05660-GM is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05660-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05660-GM meets industry standards.

7.What is the process for return or replacement of SI5338C-B05660-GM?

All SI5338C-B05660-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05660-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05660-GM part is unused and in its original packaging.

Return procedure for SI5338C-B05660-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…