Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B05720-GMR

Name: SI5338C-B05720-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B05720-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B05720-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B05720-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,437

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B05720-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338C-B05720-GMR datasheet, SI5338C-B05720-GMR pinout, SI5338C-B05720-GMR application, or SI5338C-B05720-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and loss-of-lock/loss-of-signal alarm support.

Technical Context

The SI5338C-B05720-GMR implements a two-stage PLL architecture: a high-stability reference stage (VCO + N-divider) followed by four independent MultiSynth™ synthesis blocks (M0–M3), each feeding a programmable output driver. Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.

Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent voltage selection (1.5–3.3 V), phase adjustment (<20 ps steps), frequency increment/decrement (1 ppm steps), and configurable spread spectrum. The device operates across –40 to +85 °C with 45 mA typical core current and integrates OTP NVM for factory programming.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS)
Output Count & Type	4 differential outputs (CLK0A/B–CLK3A/B) or up to 8 single-ended; supports mixed configurations
Frequency Range	0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating Temperature	–40 °C to +85 °C ambient; qualified for industrial and telecom line card use

Pinout & Package

SI5338C-B05720-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2), CLK0A/CLK0B–CLK3A/CLK3B (four differential output pairs), VDDO0–VDDO3 (independent output supply pins), VDD (core supply), SCL/SDA (I²C interface), INTR (interrupt output), and RSVD_GND (reserved ground).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input 1	Accepts 5–710 MHz AC-coupled differential reference; internal 100 Ω termination
IN3, IN4	Single-ended input	Supports 5–200 MHz CMOS-level clocks; 20 kΩ internal pull-up/pull-down
CLK0A, CLK0B	Differential output 0	LVPECL/LVDS/HCSL/CML/SSTL/HSTL configurable; independent VDDO0 supply
CLK1A, CLK1B	Differential output 1	Same format and voltage configurability as CLK0; independent VDDO1 supply
CLK2A, CLK2B	Differential output 2	Same configurability; independent VDDO2 supply; supports HCSL up to 250 MHz
CLK3A, CLK3B	Differential output 3	Same configurability; independent VDDO3 supply; supports LVPECL up to 710 MHz
SCL, SDA	I²C interface	Standard SMBus-compatible 100/400 kHz operation; supports ClockBuilder Pro configuration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS)

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously
PCIe Gen 4 compliance	Meets Common Clock jitter spec (0.15–0.45 ps RMS) and SRNS requirements without external filtering
Independent output voltage control	Each of four output banks powered separately at 1.5/1.8/2.5/3.3 V-enables mixed-voltage system interfacing
Programmable spread spectrum	Per-output SSC with adjustable spread (0.5–5.0%), rate (33–63 kHz), and direction (up/down/center)
Glitchless frequency tuning	Pin- or I²C-controlled frequency increment/decrement in 1 ppm steps with <667 ns update time
Phase alignment capability	±45 ns programmable initial phase offset and <20 ps step resolution for deterministic skew management

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per port. Use Value: Enables compliance with PCIe Gen 4 Common Clock jitter spec (≤0.45 ps RMS) while eliminating four discrete oscillators and reducing board area by >60%.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing crystal oscillators and fanout buffers with integrated level translation. Use Value: Supports mixed-signal interfaces (LVDS for PHYs, CMOS for CPUs) using independent VDDO supplies and eliminates inter-clock skew via programmable phase offsets.
Broadcast Video Sync	FPGA-Based Telecom Line Card
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) reference clocks and genlock signals to video encoder/decoder FPGAs in 4K/8K broadcast infrastructure. IC Role / Device Role / Timing Role: High-precision clock generator with sub-20 ps phase step resolution for frame-accurate synchronization across multiple processing paths. Use Value: Achieves <10 ps cycle-cycle jitter at 270 MHz and supports dual-reference redundancy (IN1/IN2 + IN5/IN6) for fail-safe timing.	Use Scenario: Providing OC-192 (9.953 Gbps) SerDes reference, system clock, and auxiliary timing to multi-FPGA telecom line cards with strict EMI requirements. IC Role / Device Role / Timing Role: Configurable jitter-optimized clock source with spread-spectrum capability and loss-of-lock monitoring for carrier-grade reliability. Use Value: Meets OC-12 random jitter spec (≤1 ps RMS) and enables EMI reduction via per-output SSC-critical for NEBS-compliant chassis designs.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per port.

Use Value: Enables compliance with PCIe Gen 4 Common Clock jitter spec (≤0.45 ps RMS) while eliminating four discrete oscillators and reducing board area by >60%.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processors in enterprise switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing crystal oscillators and fanout buffers with integrated level translation.

Use Value: Supports mixed-signal interfaces (LVDS for PHYs, CMOS for CPUs) using independent VDDO supplies and eliminates inter-clock skew via programmable phase offsets.

Broadcast Video Sync

FPGA-Based Telecom Line Card

Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) reference clocks and genlock signals to video encoder/decoder FPGAs in 4K/8K broadcast infrastructure.

IC Role / Device Role / Timing Role: High-precision clock generator with sub-20 ps phase step resolution for frame-accurate synchronization across multiple processing paths.

Use Value: Achieves <10 ps cycle-cycle jitter at 270 MHz and supports dual-reference redundancy (IN1/IN2 + IN5/IN6) for fail-safe timing.

Use Scenario: Providing OC-192 (9.953 Gbps) SerDes reference, system clock, and auxiliary timing to multi-FPGA telecom line cards with strict EMI requirements.

IC Role / Device Role / Timing Role: Configurable jitter-optimized clock source with spread-spectrum capability and loss-of-lock monitoring for carrier-grade reliability.

Use Value: Meets OC-12 random jitter spec (≤1 ps RMS) and enables EMI reduction via per-output SSC-critical for NEBS-compliant chassis designs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B-GM	Same pinout and architecture; lacks factory-programmed configuration (blank OTP); requires full I²C initialization	No preloaded firmware; suitable for custom frequency plans but increases boot-time dependency on host processor	Select when full runtime reconfiguration is required and ClockBuilder Pro integration is available in production flow
ICS853S02AGILF	Fixed-frequency, non-programmable quad LVDS clock generator; 0.9 ps RMS jitter; no I²C interface or spread spectrum	Limited to predefined frequencies; no phase/frequency tuning; no loss-of-signal monitoring	Select only for cost-sensitive, static-clock applications where design flexibility and diagnostics are not required

Compared with SI5338C-B05720-GMR, the Si5338A-B-GM offers identical performance but requires external configuration, increasing system boot complexity, while the ICS853S02AGILF trades programmability and diagnostics for lower unit cost and simpler implementation in fixed-frequency deployments.

Availability

SI5338C-B05720-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and broadcast video sync applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338C-B05720-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers high-performance, software-configurable clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where ultra-low jitter, multi-output flexibility, and system-level timing control are critical.

FAQ

What is the factory-programmed configuration of the SI5338C-B05720-GMR?

The SI5338C-B05720-GMR is pre-programmed with a specific frequency plan stored in one-time-programmable (OTP) memory. This eliminates the need for external I²C initialization at power-up, enabling immediate clock output after POR. Configuration details-including output frequencies, formats, and voltage settings-are defined in Skyworks' ClockBuilder Pro project B05720 and cannot be altered post-manufacture without reprogramming via dedicated hardware tools.

Does the SI5338C-B05720-GMR support PCIe Gen 4 Separate Reference No Spread (SRNS) mode?

Yes, the SI5338C-B05720-GMR supports PCIe Gen 4 SRNS mode with 0.11–0.32 ps RMS jitter (typical) when configured with a PLL bandwidth of 2–4 MHz and CDR set to 10 MHz. This mode is enabled via register settings and requires a clean differential reference input (e.g., 100 MHz differential). The device's MultiSynth™ architecture ensures deterministic jitter performance without spread-spectrum modulation in this configuration.

Can the SI5338C-B05720-GMR generate four different frequencies above 350 MHz simultaneously?

No. The SI5338C-B05720-GMR can output only two unique frequencies above 350 MHz simultaneously-specifically Fvco/4 and Fvco/6-as constrained by its VCO architecture. Frequencies above 350 MHz (e.g., 473.33 MHz or 710 MHz) must be derived from these two base rates. Lower-frequency outputs (≤350 MHz) remain fully independent and unrestricted.

How does the SI5338C-B05720-GMR handle loss-of-signal detection on its reference inputs?

The SI5338C-B05720-GMR provides loss-of-signal (LOS) detection on all six input pins (IN1–IN6) with programmable thresholds. Detection time is 2.6–5 µs; release time is 0.01–1 µs. When LOS is asserted, the INTR pin drives low and internal registers flag the affected input. This allows real-time monitoring and failover to backup references-critical for telecom and broadcast systems requiring high availability.

Is the SI5338C-B05720-GMR pin-compatible with other Si5338 variants like the Si5338B or Si5338D?

Yes, all Si5338 variants-including SI5338C-B05720-GMR, Si5338B, and Si5338D-share identical 24-QFN packaging, pinout, and electrical interface. Differences lie solely in factory-programmed OTP content, supported frequency ranges, and qualification grade (e.g., industrial vs. extended temperature). Hardware design reuse is fully supported across the family without PCB changes.

SI5338C-B05720-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B05720-GMR FAQ

1.How can I place an order for SI5338C-B05720-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B05720-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B05720-GMR reliable?

The price and inventory of SI5338C-B05720-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05720-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B05720-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05720-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B05720-GMR?

SI5338C-B05720-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B05720-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B05720-GMR?

For technical support, including SI5338C-B05720-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05720-GMR requirements.

6.How does Aetrix verify that SI5338C-B05720-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B05720-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05720-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B05720-GMR?

All SI5338C-B05720-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05720-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B05720-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B05720-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…