Skyworks Solutions Inc. SI5338C-B05777-GMR
- Part No.:
- SI5338C-B05777-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B05777-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,356
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B05777-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338C-B05777-GMR datasheet, SI5338C-B05777-GMR pinout, SI5338C-B05777-GMR application, or SI5338C-B05777-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro support.
Technical Context
The SI5338C-B05777-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) feeding a fractional-N MultiSynth™ synthesis stage per output. Each of the four outputs features independent R, M, and P dividers enabling integer or fractional frequency synthesis with 1 ppb resolution.
It supports flexible input references - including 8–30 MHz crystals, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential inputs - and delivers configurable output formats (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) with per-output supply voltage (VDDOx) and programmable phase/frequency increment/decrement (±45 ns / ±20 ps steps).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel; supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz |
| Synthesis Resolution | 1 ppb; enables true zero-ppm accuracy on all four outputs via MultiSynth™ fractional-N synthesis |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver |
| Operating Temperature | –40 to +85 °C; qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, lead-free, halogen-free |
Pinout & Package
SI5338C-B05777-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2), CLK0A/CLK0B through CLK3A/CLK3B (four differential output pairs), VDDO0–VDDO3 (independent output supply pins), VDD (core supply), SCL/SDA (I²C interface), INTR (interrupt output), and RSVD_GND (reserved ground).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential Output Pair 0 | LVPECL/LVDS/HCSL-capable; independently configured frequency, format, and VDDO0 voltage |
| CLK1A / CLK1B | Differential Output Pair 1 | Supports same formats/frequencies as CLK0; fully independent synthesis path |
| CLK2A / CLK2B | Differential Output Pair 2 | Configurable for PCIe Gen 4 common clock (100 MHz HCSL) or broadcast video timing (148.5 MHz LVDS) |
| CLK3A / CLK3B | Differential Output Pair 3 | Enables glitchless frequency adjustment (1 ppm steps) and sub-20 ps phase tuning |
| SCL / SDA | I²C Serial Interface | Standard-mode (100 kHz) and fast-mode (400 kHz) compatible; used with ClockBuilder Pro for configuration |
| INTR | Interrupt Output | Open-drain status signal indicating loss-of-lock or loss-of-signal events |
| VDDO0–VDDO3 | Output Buffer Supplies | Each powers one output pair; allows mixed-voltage operation (e.g., 1.8 V LVDS + 3.3 V CMOS) |
| IN1/IN2, IN5/IN6 | Differential Reference Inputs | Accept 5–710 MHz AC-coupled signals; internal 100 Ω termination enabled |
| IN3/IN4 | Single-Ended Reference Inputs | Support CMOS/SSTL/HSTL; 5–350 MHz range; internal biasing and 20 kΩ pull-up/pull-down |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Four independent output clocks, each programmable from 0.16 to 710 MHz with 1 ppb resolution and 0 ppm error |
| PCIe Gen 1–4 Timing Compliance | Meets PCIe Gen 3 SRNS and Gen 4 common clock jitter specs (≤0.32 ps RMS) without external filtering |
| Independent Output Voltage Control | Each output pair powered by dedicated VDDOx pin (1.5/1.8/2.5/3.3 V), enabling mixed-signal SoC interfacing |
| Glitchless Frequency Adjustment | Real-time ±1 ppm step increments/decrements via pin control or I²C, with ≤667 ns update time above 18 MHz |
| Programmable Spread Spectrum | Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI |
| External Feedback Mode | Supports zero-delay buffer operation using external feedback path for deterministic latency applications |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned reference clocks with SRNS compliance. Use Value: Eliminates need for four discrete oscillators; ensures <0.32 ps RMS jitter required for Gen 4 link training and stability. |
Use Scenario: Generating 125 MHz LVDS and 156.25 MHz CMOS clocks for 10 GbE PHYs and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Configurable frequency translator and level shifter supporting multi-protocol timing convergence. Use Value: Single device replaces separate oscillators and buffers; independent VDDO supplies match diverse I/O voltage domains. |
| Broadcast Video Timing | Processor & FPGA Clocking |
Use Scenario: Delivering SMPTE ST 2082 (297 MHz) and ST 2081 (148.5 MHz) LVDS clocks to video encoder/decoder FPGAs in broadcast infrastructure. IC Role / Device Role / Timing Role: Precision any-frequency synthesizer with sub-20 ps phase step resolution for genlock alignment. Use Value: Enables frame-accurate synchronization across multiple video processing paths without external PLLs. |
Use Scenario: Supplying 500 MHz LVDS core clock and 100 MHz HCSL I/O clock to Xilinx Versal ACAP, plus 200 MHz CMOS for DDR4 controller. IC Role / Device Role / Timing Role: Multi-format, multi-voltage clock source with independent output configuration per subsystem. Use Value: Reduces BOM count and PCB area; eliminates timing skew between processor, memory, and peripheral clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B-GM | Same silicon, factory-programmed with default configuration; lacks OTP customization of SI5338C-B05777-GMR | Pre-configured for generic use; not tailored for PCIe Gen 4 SRNS or specific spread-spectrum profiles | Select when rapid prototyping or evaluation is needed without custom ClockBuilder Pro programming |
| LMK04832ISQE/NOPB | Two PLLs (not four independent MultiSynths); higher power (120 mA vs. 45 mA typ); larger 48-QFN package | Targeted at ultra-low-jitter (<0.1 ps) RF and instrumentation; over-specified for PCIe/switch timing | Select only if sub-0.2 ps jitter or dual-loop redundancy is required; otherwise SI5338C-B05777-GMR offers better cost, size, and power efficiency |
Compared with Si5338A-B-GM, SI5338C-B05777-GMR provides field-programmable flexibility and optimized PCIe Gen 4 timing; compared with LMK04832ISQE/NOPB, it delivers equivalent jitter performance at half the power and footprint for serial interface clocking.
Availability
SI5338C-B05777-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet routing infrastructure, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338C-B05777-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for communications, automotive, and industrial markets.
The Si5338 product line was designed specifically for high-density, multi-protocol timing consolidation in networking, computing, and broadcast systems - replacing discrete oscillators while maintaining sub-picosecond jitter and PCIe compliance.
FAQ
What is the primary function of the SI5338C-B05777-GMR?
The SI5338C-B05777-GMR is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. Its MultiSynth™ technology enables any-frequency generation (0.16–710 MHz) with 0 ppm precision, making it ideal for PCIe Gen 4, Ethernet, and broadcast video timing. SI5338C-B05777-GMR replaces up to four discrete oscillators while maintaining strict jitter compliance.
Does the SI5338C-B05777-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338C-B05777-GMR meets PCIe Gen 4 common clock jitter specifications (≤0.45 ps RMS, 10 kHz–50 MHz) and is explicitly validated for Gen 3 SRNS compliance (≤0.32 ps RMS). It achieves this using its patented MultiSynth™ architecture and optimized PLL loop bandwidth (2–5 MHz), with measurement data confirmed via Intel Clock Jitter Tool and Skyworks' PCIe Clock Jitter Tool.
How is the SI5338C-B05777-GMR programmed and configured?
The SI5338C-B05777-GMR is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software. This GUI-based tool enables full register configuration - including output frequencies, formats, voltages, spread spectrum, and phase offsets - and generates custom configuration files. SI5338C-B05777-GMR supports both EEPROM-based startup and runtime reconfiguration without reset.
What output formats and voltage levels does the SI5338C-B05777-GMR support?
The SI5338C-B05777-GMR supports LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL output formats across its four differential output pairs. Each output pair has an independent supply pin (VDDO0–VDDO3), allowing simultaneous operation at 1.5 V, 1.8 V, 2.5 V, or 3.3 V - critical for interfacing with mixed-voltage SoCs, FPGAs, and PHYs in modern systems.
What is the thermal performance and package type of the SI5338C-B05777-GMR?
The SI5338C-B05777-GMR uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air), and junction-to-case resistance is θJC = 10 °C/W. At typical operating conditions (100 MHz on all outputs), core supply current is 45 mA, resulting in low self-heating - enabling reliable operation from –40 to +85 °C without forced airflow.
SI5338C-B05777-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B05777-GMR FAQ
1.How can I place an order for SI5338C-B05777-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B05777-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B05777-GMR reliable?
The price and inventory of SI5338C-B05777-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B05777-GMR is usually 5 days.
3.What payment methods are accepted for SI5338C-B05777-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B05777-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B05777-GMR?
SI5338C-B05777-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B05777-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B05777-GMR?
For technical support, including SI5338C-B05777-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B05777-GMR requirements.
6.How does Aetrix verify that SI5338C-B05777-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338C-B05777-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B05777-GMR meets industry standards.
7.What is the process for return or replacement of SI5338C-B05777-GMR?
All SI5338C-B05777-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B05777-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B05777-GMR part is unused and in its original packaging.
Return procedure for SI5338C-B05777-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B05777-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

