Skyworks Solutions Inc. SI5338C-B11301-GM
- Part No.:
- SI5338C-B11301-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338C-B11301-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,110
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338C-B11301-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independent differential or single-ended output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router, processor/FPGA clocking, and broadcast video timing systems.
For engineers reviewing the SI5338C-B11301-GM datasheet, SI5338C-B11301-GM pinout, SI5338C-B11301-GM application, or SI5338C-B11301-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), flexible input reference support (8–30 MHz crystal or 5–710 MHz differential), and glitchless 1 ppm frequency increment/decrement capability.
Technical Context
The SI5338C-B11301-GM implements a two-stage PLL architecture: a high-stability integer-N PLL for reference conditioning followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one output channel. This enables true zero-ppm frequency accuracy on all outputs without shared dividers or frequency coupling.
Each output driver supports configurable signal formats (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), independent supply voltage (VDDOx), programmable initial phase offset (±45 ns), and fine-grained phase adjustment (<20 ps steps). The device also integrates loss-of-lock and loss-of-signal alarms, spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation), and external feedback mode for zero-delay operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output |
| Output Frequency Range | 0.16–710 MHz - supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz |
| Input Reference Support | 8–30 MHz crystal or 5–710 MHz differential/CMOS/SSTL/HSTL - enables direct replacement of multiple XO sources |
| Supply Voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - allows mixed-voltage system clock distribution |
| Operating Temperature | –40 to +85 °C - qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with automated SMT assembly |
| Core Current (Typ) | 45 mA at 100 MHz on all outputs - low power consumption for multi-output timing solutions |
Pinout & Package
SI5338C-B11301-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet, page 33.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support 5–200 MHz CMOS, SSTL, or HSTL inputs with 1.0 V/ns minimum slew rate |
| CLK0A/CLK0B to CLK3A/CLK3B | Differential output pairs | Four independently configurable outputs; support LVPECL/LVDS/HCSL/CML formats |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output bank enable mixed-signal interface compatibility |
| SCL, SDA, INTR | I²C interface & interrupt | SMBus-compatible serial control; INTR asserts on loss-of-lock or loss-of-signal events |
| VDD | Core supply | 1.8/2.5/3.3 V core logic supply with excellent PSRR; decoupling required per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables independent, any-frequency generation on all four outputs with 1 ppb resolution and zero ppm error |
| PCIe Gen 4 Common Clock compliance | Meets 0.15–0.45 ps RMS jitter requirement under 2–5 MHz PLL bandwidth and 10 MHz CDR conditions |
| Glitchless frequency tuning | 1 ppm step size with <667 ns update time via PINC/FDEC pins enables real-time dynamic frequency scaling |
| Programmable spread spectrum | Configurable 0.5–5.0% down-spread at 33–63 kHz on any output to reduce EMI in dense PCB layouts |
| External feedback mode | Supports zero-delay configuration for clock forwarding applications without added propagation latency |
Applications
| Processor and FPGA Clocking | PCIe Gen 1–4 Systems |
|---|---|
Use Scenario: Providing synchronized, low-jitter clocks to multi-core processors and high-speed FPGAs in embedded computing platforms. IC Role / Device Role / Timing Role: Quad-output clock generator delivering independent frequencies (e.g., 100 MHz CPU, 200 MHz DDR, 300 MHz SerDes, 500 MHz fabric) with sub-1 ps RMS jitter. Use Value: Eliminates need for four discrete oscillators; ensures timing margin compliance for DDR4/5 PHYs and PCIe root complex endpoints. | Use Scenario: Generating compliant reference clocks for PCIe Gen 1–4 slots, switches, and endpoint devices in servers and accelerators. IC Role / Device Role / Timing Role: PCIe Common Clock source meeting Gen 3 SRNS and Gen 4 jitter specs (0.11–0.45 ps RMS) with programmable SSC. Use Value: Reduces EMI and passes PCIe compliance testing without external filtering; supports hot-plug and link training stability. |
| Ethernet Switch/Routers | Broadcast Video/Audio Timing |
Use Scenario: Delivering precise, low-phase-noise clocks to 1/10 GbE PHYs, packet processors, and traffic managers in carrier-grade networking equipment. IC Role / Device Role / Timing Role: Multi-format clock synthesizer generating 125 MHz (GbE), 156.25 MHz (10GbE), and 312.5 MHz (25GbE) with matched skew and jitter below 1 ps RMS. Use Value: Enables deterministic packet latency and reduces bit error rates in high-throughput switching fabrics. | Use Scenario: Synchronizing frame-accurate timing across SDI transmitters, video encoders, audio DACs, and genlock circuits in broadcast infrastructure. IC Role / Device Role / Timing Role: Any-frequency generator producing SMPTE ST 2082 (27 MHz), ST 292 (27 MHz), ST 2081 (75 MHz), and AES3 (24.576 MHz) clocks from a single crystal reference. Use Value: Replaces multiple crystal oscillators and eliminates timing drift between video/audio subsystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B11301-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (A-grade vs C-grade calibration) | Identical use cases; A-grade offers tighter initial frequency tolerance (±10 ppm vs ±20 ppm) | Select Si5338A-B11301-GM when tighter initial accuracy is required for crystal-less startup or reduced calibration overhead |
| ICS8430I-01 | Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 24-QFN package | Limited to pre-defined frequencies; no spread spectrum or phase adjustment; lower integration | Choose ICS8430I-01 only for cost-sensitive, static-clock applications where programmability is unnecessary |
Compared with Si5338A-B11301-GM, the SI5338C-B11301-GM trades ±10 ppm initial accuracy for broader qualification across industrial temperature and lower unit cost, while retaining full MultiSynth™ configurability; versus ICS8430I-01, it adds full frequency/phase/format flexibility at the cost of higher design complexity and software dependency.
Availability
SI5338C-B11301-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 systems, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338C-B11301-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 family is designed as a highly configurable, low-jitter clock generator platform targeting high-speed digital systems requiring multiple precision clocks from a single compact IC-specifically addressing PCIe, Ethernet, and broadcast video timing challenges.
FAQ
What is the primary function of the SI5338C-B11301-GM?
The SI5338C-B11301-GM is an I²C-programmable quad clock generator IC that synthesizes four independent, low-jitter output clocks from a single input reference. Its core function is to replace multiple discrete oscillators in high-speed digital systems while enabling precise frequency, phase, format, and voltage configuration per output channel. The SI5338C-B11301-GM achieves this using Skyworks' patented MultiSynth™ technology and supports PCIe Gen 1–4, Ethernet, and broadcast video timing standards.
Does the SI5338C-B11301-GM support spread-spectrum clocking (SSC)?
Yes, the SI5338C-B11301-GM supports fully programmable spread-spectrum clocking on any output. It allows selection of spread percentage from 0.5% to 5.0%, modulation rate from 33 kHz to 63 kHz, and spread direction (down-spread only). These parameters are configured independently per output via I²C registers. The SI5338C-B11301-GM's SSC capability is validated for EMI reduction in PCIe Gen 3/4 and Ethernet applications without violating jitter limits.
What input reference options does the SI5338C-B11301-GM accept?
The SI5338C-B11301-GM accepts multiple input reference types: an 8–30 MHz fundamental-mode crystal connected to IN1/IN2, or external clock signals applied to IN1/IN2 (5–710 MHz differential), IN3/IN4 (5–200 MHz CMOS), or IN5/IN6 (5–350 MHz SSTL/HSTL). All inputs support automatic loss-of-signal detection with configurable release timing. The SI5338C-B11301-GM does not require external buffering for standard crystal or LVDS inputs.
Can the SI5338C-B11301-GM generate different output voltages simultaneously?
Yes, the SI5338C-B11301-GM supports independent output supply voltages per driver bank: VDDO0, VDDO1, VDDO2, and VDDO3 each accept 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous generation of LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs from a single SI5338C-B11301-GM device, eliminating level-shifting components in mixed-voltage systems such as FPGA-based compute platforms.
Is the SI5338C-B11301-GM pin-compatible with other Si5338 variants?
Yes, all Si5338 variants-including SI5338C-B11301-GM, SI5338A-B11301-GM, and SI5338B-B11301-GM-are fully pin-compatible and share identical 24-QFN packaging, pin assignments, and register maps. Differences lie solely in factory-programmed NVM calibration data (affecting initial frequency accuracy and jitter performance), not hardware layout or firmware interface. Migration between variants requires only reprogramming or replacement without PCB changes.
SI5338C-B11301-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- Yes with Bypass
- Main Purpose:
- Ethernet, Fibre Channel, PCI Express (PCIe), Telecom
- Input:
- CML, CMOS, HCSL, HSCT, HSTL, LVDS, LVPECL, SSTL, Crystal
- Output:
- CML, HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:4
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 200MHz
- Voltage - Supply:
- 1.71V ~ 1.98V, 2.25V ~ 2.75V, 2.97V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338C-B11301-GM FAQ
1.How can I place an order for SI5338C-B11301-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338C-B11301-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338C-B11301-GM reliable?
The price and inventory of SI5338C-B11301-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B11301-GM is usually 5 days.
3.What payment methods are accepted for SI5338C-B11301-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B11301-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338C-B11301-GM?
SI5338C-B11301-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338C-B11301-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338C-B11301-GM?
For technical support, including SI5338C-B11301-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B11301-GM requirements.
6.How does Aetrix verify that SI5338C-B11301-GM is sourced from the original manufacturer or authorized distributors?
All SI5338C-B11301-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B11301-GM meets industry standards.
7.What is the process for return or replacement of SI5338C-B11301-GM?
All SI5338C-B11301-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B11301-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338C-B11301-GM part is unused and in its original packaging.
Return procedure for SI5338C-B11301-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338C-B11301-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

