Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338C-B12236-GMR

Name: SI5338C-B12236-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338C-B12236-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338C-B12236-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338C-B12236-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,469

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338C-B12236-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338C-B12236-GMR datasheet, SI5338C-B12236-GMR pinout, SI5338C-B12236-GMR application, or SI5338C-B12236-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), 4×24-QFN package footprint, and MultiSynth™-based any-frequency synthesis with <20 ps phase step resolution.

Technical Context

The SI5338C-B12236-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving one of four output buffers. Its input flexibility supports external crystals (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential clocks (5–710 MHz).

Each output driver features independent frequency increment/decrement (1 ppm steps), programmable phase offset (±45 ns range, <20 ps resolution), and configurable spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate). The device operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw and –40 to +85 °C industrial temperature range.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 4 common clock jitter requirement (0.15–0.45 ps RMS) under specified test conditions
Output Frequency Range	0.16–710 MHz - supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Options	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system clock sourcing
Output Voltage Per Driver	1.5 / 1.8 / 2.5 / 3.3 V - allows mixed-voltage clock distribution without level shifters
Package	24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with high-density PCB layouts
Supply Current (Core)	45 mA typ - low power consumption suitable for thermally constrained embedded applications
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments

Pinout & Package

SI5338C-B12236-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref 2/3), IN5/IN6 (differential ref 4/5), CLK0A/CLK0B through CLK3A/CLK3B (four differential outputs), VDDO0–VDDO3 (independent output supply pins), VDD (core supply), SCL/SDA (I²C interface), INTR (interrupt output), and RSVD_GND (reserved ground).

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential Output Pair 0	LVPECL/LVDS/HCSL-capable; independently configured frequency, format, and voltage (VDDO0)
CLK1A / CLK1B	Differential Output Pair 1	Same capabilities as CLK0; supports integer/fractional synthesis up to 710 MHz
CLK2A / CLK2B	Differential Output Pair 2	Independent phase adjustment (<20 ps steps) and spread-spectrum modulation enabled
CLK3A / CLK3B	Differential Output Pair 3	Configurable for PCIe Gen 4 SRNS-compliant timing with 0.11–0.32 ps RMS jitter
SCL / SDA	I²C Serial Interface	Supports standard-mode (100 kHz) and fast-mode (400 kHz) programming; SMBus-compatible
INTR	Interrupt Output	Open-drain status signal indicating loss-of-lock or loss-of-signal events
VDDO0–VDDO3	Output Buffer Supplies	Enable per-output voltage selection (1.5/1.8/2.5/3.3 V) without external regulators
IN1/IN2, IN5/IN6	Differential Reference Inputs	Accept 5–710 MHz AC-coupled signals; require external 100 Ω termination
IN3/IN4	Single-Ended Reference Inputs	Support CMOS/SSTL/HSTL inputs up to 350 MHz; internal 20 kΩ pull-up/pull-down

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent outputs with true zero-ppm accuracy and 1 ppb frequency resolution
PCIe Gen 4 SRNS Compliance	0.11–0.32 ps RMS jitter in Separate Reference No Spread mode at 100 MHz HCSL
Per-Output Voltage Control	Each of four outputs selectable between 1.5 V, 1.8 V, 2.5 V, or 3.3 V via dedicated VDDOx pins
Glitchless Frequency Adjustment	Independent ±1 ppm step increments/decrements with 667 ns update time above 18 MHz
Programmable Phase Offset	±45 ns range with <20 ps step resolution per output, enabling precise skew management
Spread Spectrum Modulation	Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate, down-spread default

Applications

Ethernet Switch/Router Timing	PCIe Gen 4 System Clocking
Use Scenario: Providing synchronized 156.25 MHz and 312.5 MHz clocks to multi-port 10 GbE PHYs and packet processors in Layer 3 switches. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned references with independent voltage control for mixed-signal SoCs. Use Value: Eliminates four discrete oscillators; achieves <10 ps output-to-output skew and 0.7 ps RMS jitter meeting IEEE 802.3bj requirements.	Use Scenario: Generating PCIe Gen 4 reference clocks (100 MHz) and auxiliary clocks (125 MHz, 250 MHz) for CPU, GPU, and NVMe controller subsystems. IC Role / Device Role / Timing Role: SRNS-compliant clock source with independent jitter-optimized outputs and loss-of-lock monitoring. Use Value: Meets PCIe Gen 4 Base Spec 4.0 rev. 0.5 jitter limits (0.15–0.45 ps RMS) without external filtering or reclocking.
Broadcast Video/Audio Sync	FPGA and Processor Clocking
Use Scenario: Distributing SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz clocks across video encoder/decoder FPGAs and audio DSPs in broadcast infrastructure. IC Role / Device Role / Timing Role: Any-frequency synthesizer with sub-20 ps phase step resolution for frame-accurate genlock and lip-sync alignment. Use Value: Enables deterministic phase relationships between video/audio domains using programmable initial phase offset and independent phase adjustment.	Use Scenario: Supplying core, DDR, and peripheral clocks (e.g., 100 MHz, 200 MHz, 300 MHz) to Xilinx Versal and Intel Agilex FPGAs in adaptive compute platforms. IC Role / Device Role / Timing Role: Configurable buffer and level translator supporting LVDS, HCSL, and SSTL I/O standards from a single device. Use Value: Reduces BOM count by replacing multiple clock buffers; supports 1.8 V/2.5 V/3.3 V FPGA I/O banks with dedicated VDDO pins.

Ethernet Switch/Router Timing

PCIe Gen 4 System Clocking

Use Scenario: Providing synchronized 156.25 MHz and 312.5 MHz clocks to multi-port 10 GbE PHYs and packet processors in Layer 3 switches.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned references with independent voltage control for mixed-signal SoCs.

Use Value: Eliminates four discrete oscillators; achieves <10 ps output-to-output skew and 0.7 ps RMS jitter meeting IEEE 802.3bj requirements.

Use Scenario: Generating PCIe Gen 4 reference clocks (100 MHz) and auxiliary clocks (125 MHz, 250 MHz) for CPU, GPU, and NVMe controller subsystems.

IC Role / Device Role / Timing Role: SRNS-compliant clock source with independent jitter-optimized outputs and loss-of-lock monitoring.

Use Value: Meets PCIe Gen 4 Base Spec 4.0 rev. 0.5 jitter limits (0.15–0.45 ps RMS) without external filtering or reclocking.

Broadcast Video/Audio Sync

FPGA and Processor Clocking

Use Scenario: Distributing SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz clocks across video encoder/decoder FPGAs and audio DSPs in broadcast infrastructure.

IC Role / Device Role / Timing Role: Any-frequency synthesizer with sub-20 ps phase step resolution for frame-accurate genlock and lip-sync alignment.

Use Value: Enables deterministic phase relationships between video/audio domains using programmable initial phase offset and independent phase adjustment.

Use Scenario: Supplying core, DDR, and peripheral clocks (e.g., 100 MHz, 200 MHz, 300 MHz) to Xilinx Versal and Intel Agilex FPGAs in adaptive compute platforms.

IC Role / Device Role / Timing Role: Configurable buffer and level translator supporting LVDS, HCSL, and SSTL I/O standards from a single device.

Use Value: Reduces BOM count by replacing multiple clock buffers; supports 1.8 V/2.5 V/3.3 V FPGA I/O banks with dedicated VDDO pins.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B12236-GM	Same pinout and register map; differs only in factory-programmed NVM configuration (A-grade vs C-grade calibration)	Identical PCIe Gen 4 and Ethernet timing use cases; A-grade offers tighter initial frequency tolerance (±10 ppm vs ±20 ppm)	Select SI5338C-B12236-GMR for cost-optimized industrial designs where ±20 ppm initial accuracy suffices
LMK04832ISQE/NOPB	Two PLLs + eight outputs; higher power (120 mA); supports JESD204B deterministic latency	Better suited for JESD204B-compliant RF data converters; lacks PCIe SRNS certification and per-output voltage control	Choose LMK04832ISQE/NOPB only when deterministic latency or >4 outputs are required; not drop-in compatible

Compared with Si5338A-B12236-GM, the SI5338C-B12236-GMR provides identical functionality at lower initial accuracy but same jitter performance and packaging; versus LMK04832ISQE/NOPB, it offers smaller footprint and lower power but fewer outputs and no JESD204B support.

Availability

SI5338C-B12236-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 4 system clocking, and broadcast video/audio synchronization requiring stable component supply and long-term industrial availability.

Supply support for SI5338C-B12236-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, and broadcast video, emphasizing flexibility, integration, and compliance with industry timing standards.

FAQ

What is the primary function of the SI5338C-B12236-GMR in a PCIe Gen 4 design?

The SI5338C-B12236-GMR serves as a compliant common clock source for PCIe Gen 4 systems, generating 100 MHz reference clocks with 0.15–0.45 ps RMS jitter in Common Clock mode and 0.11–0.32 ps RMS in SRNS mode. Its MultiSynth™ architecture ensures zero-ppm frequency accuracy across all four outputs, and its 24-QFN package integrates seamlessly into dense server motherboard layouts while maintaining strict PCIe Base Spec 4.0 jitter limits.

Does the SI5338C-B12236-GMR support independent voltage control per output?

Yes, the SI5338C-B12236-GMR supports independent output voltage control via dedicated VDDO0–VDDO3 pins, allowing each of its four differential outputs to be set to 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This eliminates external level shifters when driving mixed-voltage FPGAs or ASICs. The SI5338C-B12236-GMR's datasheet specifies output driver compatibility with LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL standards at these voltages.

How does the SI5338C-B12236-GMR achieve 0.7 ps RMS phase jitter?

The SI5338C-B12236-GMR achieves 0.7 ps RMS phase jitter through a combination of Skyworks' patented MultiSynth™ fractional-N synthesis, optimized VCO design, and low-noise PLL architecture. Jitter performance is validated under specific test conditions: differential input clock, LVDS/HCSL output format, and measurement bandwidth of 12 kHz–20 MHz using an Agilent 90804 oscilloscope. The SI5338C-B12236-GMR's jitter remains stable across –40 to +85 °C and all supported supply voltages.

Can the SI5338C-B12236-GMR replace four discrete crystal oscillators?

Yes, the SI5338C-B12236-GMR is explicitly designed to replace up to four discrete crystal oscillators. Its four independently configurable outputs support simultaneous generation of unrelated frequencies (e.g., 125 MHz, 156.25 MHz, 312.5 MHz, 710 MHz) with zero-ppm precision, eliminating board space, BOM count, and layout complexity associated with multiple XO placements. The SI5338C-B12236-GMR's 4 × 4 mm QFN package occupies less area than four typical 2.5 × 2.0 mm XOs combined.

What programming interface does the SI5338C-B12236-GMR use, and is software provided?

The SI5338C-B12236-GMR uses an I²C/SMBus-compatible serial interface (SCL/SDA pins) for configuration. Skyworks provides ClockBuilder Pro software - a free, GUI-based tool that enables full register configuration, frequency planning, jitter analysis, and .hex file generation for one-time programmable (OTP) NVM. The SI5338C-B12236-GMR's I²C address is fixed at 0x70, and it supports standard-mode (100 kHz) and fast-mode (400 kHz) operation.

SI5338C-B12236-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

PLL:: Yes with Bypass

Main Purpose:: Ethernet, Fibre Channel, PCI Express (PCIe), Telecom

Input:: CML, CMOS, HCSL, HSCT, HSTL, LVDS, LVPECL, SSTL, Crystal

Output:: CML, HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL

Number of Circuits:: 1

Ratio - Input:Output:: 3:4

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 200MHz

Voltage - Supply:: 1.71V ~ 1.98V, 2.25V ~ 2.75V, 2.97V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C (TA)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338C-B12236-GMR FAQ

1.How can I place an order for SI5338C-B12236-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338C-B12236-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338C-B12236-GMR reliable?

The price and inventory of SI5338C-B12236-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338C-B12236-GMR is usually 5 days.

3.What payment methods are accepted for SI5338C-B12236-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338C-B12236-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338C-B12236-GMR?

SI5338C-B12236-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338C-B12236-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338C-B12236-GMR?

For technical support, including SI5338C-B12236-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338C-B12236-GMR requirements.

6.How does Aetrix verify that SI5338C-B12236-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338C-B12236-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338C-B12236-GMR meets industry standards.

7.What is the process for return or replacement of SI5338C-B12236-GMR?

All SI5338C-B12236-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338C-B12236-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338C-B12236-GMR part is unused and in its original packaging.

Return procedure for SI5338C-B12236-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…