Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338D-B05172-GM

Name: SI5338D-B05172-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338D-B05172-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338D-B05172-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338D-B05172-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,853

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338D-B05172-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router, processor/FPGA clocking, and broadcast video timing systems.

For engineers reviewing the SI5338D-B05172-GM datasheet, SI5338D-B05172-GM pinout, SI5338D-B05172-GM application, or SI5338D-B05172-GM equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro software integration.

Technical Context

The SI5338D-B05172-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Its synthesis resolution is 1 ppb, enabling true zero-ppm frequency accuracy on all outputs.

Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references. Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent supply voltage per driver and <20 ps phase step resolution.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output
Output Frequency Range	0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, and Fibre Channel 212.5/266.7 MHz
Input Reference Support	8–30 MHz crystal or 5–710 MHz differential - enables direct replacement of legacy XO-based clock trees
Output Voltage Per Driver	1.5/1.8/2.5/3.3 V - allows mixed-voltage system clocking without level shifters
Supply Voltage	1.8/2.5/3.3 V core - single-supply operation with >60 dB PSRR reduces power rail noise coupling
Package	24-QFN, 4 × 4 mm - space-constrained PCBs benefit from 4× reduction vs. discrete oscillator solutions
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments

Pinout & Package

SI5338D-B05172-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Si5338 family specification and validated for this variant.

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential input pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3/IN4	Single-ended inputs	Support 5–200 MHz CMOS clocks; VIH/VIL thresholds scale with VDD
CLK0A/CLK0B–CLK3A/CLK3B	Differential output pairs	Four independent LVPECL/LVDS/HCSL/CML outputs; each pair shares VDDOx supply
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V rails per output group enable mixed-signal interface clocking
SCL/SDA	I²C interface	Standard SMBus-compatible 100/400 kHz control bus; supports ClockBuilder Pro configuration
INTR	Interrupt output	Open-drain status flag for loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables independent, glitchless frequency generation on all four outputs with 1 ppb resolution and zero ppm error
PCIe Gen 3 SRNS compliance	Meets 0.11–0.32 ps RMS jitter requirement under separate reference no-spread conditions, verified per PCI-SIG spec
Independent phase adjustment	±45 ns range in <20 ps steps per output - enables precise skew management in multi-lane SerDes interfaces
Spread spectrum modulation	Configurable 0.5–5.0% down-spread at 33–63 kHz on any output - reduces EMI in dense PCB layouts
External feedback mode	Supports zero-delay clock distribution by feeding CLKOUT back to FB input - eliminates propagation delay in timing-critical paths

Applications

Ethernet Switch/Router Timing	PCIe Gen 1–4 Clocking
Use Scenario: Synchronizing 10 GbE PHYs, packet processors, and switch fabric ASICs in Layer 3 routing platforms. IC Role / Device Role / Timing Role: Quad-output clock generator providing 125 MHz (GbE), 156.25 MHz (10GbE), 100 MHz (PCIe), and 250 MHz (switch fabric) with sub-1 ps jitter. Use Value: Eliminates four discrete oscillators while maintaining PCIe Gen 4 common clock jitter compliance (<0.45 ps RMS) and GbE random jitter (<0.79 ps RMS).	Use Scenario: Delivering synchronized reference clocks to CPU, GPU, NVMe SSD, and chipset in server motherboards. IC Role / Device Role / Timing Role: Configurable PCIe Gen 1–4 common clock source with SRNS support and independent output enable/disable. Use Value: Enables single-device clock tree for heterogeneous PCIe lanes (Gen 3 x16 + Gen 4 x4) while meeting Intel Clock Jitter Tool pass criteria.
Broadcast Video/Audio Timing	Processor & FPGA Clocking
Use Scenario: Generating SMPTE ST 2082 (12G-SDI), AES3, and genlock reference clocks in professional video encoders. IC Role / Device Role / Timing Role: Low-jitter quad generator producing 27 MHz (SDI), 48 kHz (AES3), 10 MHz (genlock), and 125 MHz (transport stream) simultaneously. Use Value: Replaces crystal oscillators and fanout buffers; 0.7 ps RMS jitter ensures bit-error-rate compliance in 12G-SDI serial links.	Use Scenario: Supplying core, I/O, DDR, and peripheral clocks to Xilinx Zynq UltraScale+ MPSoC and Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Programmable clock source supporting mixed-voltage I/O banks (1.8 V LVDS, 1.2 V HSTL, 3.3 V CMOS) with independent phase alignment. Use Value: Reduces BOM count by consolidating FPGA clocking into one device with ClockBuilder Pro GUI-based configuration.

Ethernet Switch/Router Timing

PCIe Gen 1–4 Clocking

Use Scenario: Synchronizing 10 GbE PHYs, packet processors, and switch fabric ASICs in Layer 3 routing platforms.

IC Role / Device Role / Timing Role: Quad-output clock generator providing 125 MHz (GbE), 156.25 MHz (10GbE), 100 MHz (PCIe), and 250 MHz (switch fabric) with sub-1 ps jitter.

Use Value: Eliminates four discrete oscillators while maintaining PCIe Gen 4 common clock jitter compliance (<0.45 ps RMS) and GbE random jitter (<0.79 ps RMS).

Use Scenario: Delivering synchronized reference clocks to CPU, GPU, NVMe SSD, and chipset in server motherboards.

IC Role / Device Role / Timing Role: Configurable PCIe Gen 1–4 common clock source with SRNS support and independent output enable/disable.

Use Value: Enables single-device clock tree for heterogeneous PCIe lanes (Gen 3 x16 + Gen 4 x4) while meeting Intel Clock Jitter Tool pass criteria.

Broadcast Video/Audio Timing

Processor & FPGA Clocking

Use Scenario: Generating SMPTE ST 2082 (12G-SDI), AES3, and genlock reference clocks in professional video encoders.

IC Role / Device Role / Timing Role: Low-jitter quad generator producing 27 MHz (SDI), 48 kHz (AES3), 10 MHz (genlock), and 125 MHz (transport stream) simultaneously.

Use Value: Replaces crystal oscillators and fanout buffers; 0.7 ps RMS jitter ensures bit-error-rate compliance in 12G-SDI serial links.

Use Scenario: Supplying core, I/O, DDR, and peripheral clocks to Xilinx Zynq UltraScale+ MPSoC and Intel Agilex FPGAs.

IC Role / Device Role / Timing Role: Programmable clock source supporting mixed-voltage I/O banks (1.8 V LVDS, 1.2 V HSTL, 3.3 V CMOS) with independent phase alignment.

Use Value: Reduces BOM count by consolidating FPGA clocking into one device with ClockBuilder Pro GUI-based configuration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B-GM	Same pinout and register map; lacks PCIe Gen 4 common clock compliance and SRNS mode validation	Not suitable for PCIe Gen 4 host platforms requiring SRNS jitter certification	Select SI5338D-B05172-GM when PCIe Gen 4 SRNS or 0.15 ps RMS jitter threshold is required
ICS8430I-01LG	Fixed-frequency, non-programmable quad LVDS generator; no I²C interface or MultiSynth™ flexibility	Limited to pre-defined frequencies (e.g., 100/125/156.25 MHz); no spread spectrum or phase adjustment	Choose ICS8430I-01LG only for cost-sensitive, static-clock applications where programmability is unnecessary

Compared with Si5338A-B-GM and ICS8430I-01LG, SI5338D-B05172-GM uniquely delivers PCIe Gen 4 common clock compliance with SRNS validation, full I²C programmability via ClockBuilder Pro, and independent per-output voltage/frequency/phase control-enabling one-device clock tree consolidation in high-speed compute and telecom systems.

Availability

SI5338D-B05172-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 1–4 clocking, and broadcast video/audio timing requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338D-B05172-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers high-performance, low-jitter clock generation for datacenter, networking, and broadcast infrastructure where precise frequency synthesis, PCIe compliance, and multi-format output flexibility are critical.

FAQ

What is the primary function of the SI5338D-B05172-GM in a system design?

The SI5338D-B05172-GM serves as an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output frequencies from a single reference input. Its MultiSynth™ technology enables zero-ppm accuracy across 0.16–710 MHz ranges, making it ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and broadcast video systems. SI5338D-B05172-GM integrates flexible input support, spread-spectrum modulation, and per-output voltage control to simplify clock tree design.

Does the SI5338D-B05172-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338D-B05172-GM is validated for PCIe Gen 4 Common Clock operation with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz band) under specified PLL bandwidth and CDR conditions. It meets the PCI-SIG Base Specification 4.0 rev. 0.5 requirements when configured per Skyworks AN562 guidelines. SI5338D-B05172-GM also supports Gen 3 SRNS mode with 0.11–0.32 ps RMS jitter, confirmed using the Skyworks PCIe Clock Jitter Tool.

How many output formats does the SI5338D-B05172-GM support, and can they be mixed?

The SI5338D-B05172-GM supports LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL output formats across its four differential output pairs (CLK0A/B through CLK3A/B). Outputs can be mixed: for example, CLK0A/B as LVDS (100 MHz), CLK1A/B as HCSL (100 MHz), CLK2A/B as CMOS (25 MHz), and CLK3A/B as SSTL (156.25 MHz). Each output group uses its dedicated VDDOx supply (1.5/1.8/2.5/3.3 V), enabling true mixed-voltage clocking without external level shifters. SI5338D-B05172-GM's register-based configuration allows per-output format selection via ClockBuilder Pro.

What is the minimum and maximum input reference frequency supported by the SI5338D-B05172-GM?

The SI5338D-B05172-GM accepts input references from 5 MHz to 710 MHz depending on interface type: 8–30 MHz for external crystals; 5–200 MHz for CMOS single-ended inputs (IN3/IN4); 5–350 MHz for SSTL/HSTL inputs; and 5–710 MHz for differential inputs (IN1/IN2, IN5/IN6). The device includes loss-of-signal detection with 2.6–5 µs response time and supports external feedback for zero-delay mode. SI5338D-B05172-GM's wide input range eliminates need for external dividers or buffers in most system clock architectures.

Is ClockBuilder Pro software required to configure the SI5338D-B05172-GM?

ClockBuilder Pro is not mandatory but strongly recommended for configuring the SI5338D-B05172-GM. It provides GUI-based frequency planning, jitter optimization, and register file generation, significantly reducing development time versus manual register programming. SI5338D-B05172-GM supports standard I²C/SMBus communication (100/400 kHz), allowing custom firmware-based configuration. However, ClockBuilder Pro validates PCIe Gen 4 and SRNS settings, generates production-ready .c files, and integrates with Skyworks' PCIe Jitter Tool-making it essential for compliance-critical deployments.

SI5338D-B05172-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338D-B05172-GM FAQ

1.How can I place an order for SI5338D-B05172-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338D-B05172-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338D-B05172-GM reliable?

The price and inventory of SI5338D-B05172-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338D-B05172-GM is usually 5 days.

3.What payment methods are accepted for SI5338D-B05172-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338D-B05172-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338D-B05172-GM?

SI5338D-B05172-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338D-B05172-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338D-B05172-GM?

For technical support, including SI5338D-B05172-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338D-B05172-GM requirements.

6.How does Aetrix verify that SI5338D-B05172-GM is sourced from the original manufacturer or authorized distributors?

All SI5338D-B05172-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338D-B05172-GM meets industry standards.

7.What is the process for return or replacement of SI5338D-B05172-GM?

All SI5338D-B05172-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338D-B05172-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338D-B05172-GM part is unused and in its original packaging.

Return procedure for SI5338D-B05172-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…