Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338E-B-GM

Name: SI5338E-B-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338E-B-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338E-B-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338E-B-GM.pdf

Description:: IC CLK GENERATOR I2C PROGR 24QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,002

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338E-B-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ PLL architecture to synthesize any frequency (0.16–710 MHz) on each of four independent differential outputs with 0 ppm precision, 0.7 ps RMS typical phase jitter, and PCIe Gen 1/2/3/4 Common Clock & Gen 3 SRNS compliance. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338E-B-GM datasheet, SI5338E-B-GM pinout, SI5338E-B-GM application, or SI5338E-B-GM equivalent, key selection considerations include its 24-pin 4×4 mm QFN package, independent output voltage per driver (1.5/1.8/2.5/3.3 V), flexible input reference support (8–30 MHz crystal, 5–710 MHz differential), and glitchless 1 ppm frequency increment/decrement capability.

Technical Context

The SI5338E-B-GM integrates a two-stage synthesis architecture: a high-stability PLL stage (1.6 MHz loop bandwidth, 25 ms acquisition time) followed by four independent MultiSynth™ fractional-N dividers enabling zero-ppm frequency accuracy across all outputs. Each output path includes configurable format selection (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) and programmable initial phase offset (±45 ns, <20 ps step).

It supports both free-running synthesis and synchronous frequency translation modes, with external feedback enabling zero-delay operation. Input monitoring includes loss-of-signal detection (2.6–5 µs response) and loss-of-lock alarms, while output control features independent enable/disable, spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate), and pin-controlled frequency/phase adjustment.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four differential clock outputs (CLK0A/B through CLK3A/B), supporting up to eight single-ended clocks via configuration
Frequency range per output	0.16–710 MHz (LVPECL/LVDS), 0.16–250 MHz (HCSL), 0.16–350 MHz (SSTL/HSTL), 0.16–200 MHz (CMOS)
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and GbE jitter requirements
Input reference options	8–30 MHz crystal; 5–200 MHz CMOS; 5–350 MHz SSTL/HSTL; 5–710 MHz differential
Supply voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.4–3.63 V per driver
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial embedded and telecom line card environments
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad

Pinout & Package

SI5338E-B-GM is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Pin assignments follow Skyworks' standard Si5338 top-view layout.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept 5–710 MHz AC-coupled differential references; require external 100 Ω termination
IN3, IN4	Single-ended clock inputs	Support 5–200 MHz CMOS-level signals; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A–CLK3B	Differential clock outputs	Four pairs (CLK0A/B to CLK3A/B); each pair independently configurable for LVPECL/LVDS/HCSL/CML
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V supplies per output bank; set output voltage level and drive strength
VDD	Core supply	1.8/2.5/3.3 V ±10% core power; typical IDD = 45 mA at 100 MHz on all outputs
SCL, SDA	I²C interface	SMBus-compatible serial programming interface (up to 400 kHz); supports ClockBuilder Pro configuration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock or loss-of-signal events
GND, RSVD_GND	Ground connections	Multiple ground pins including dedicated reserved ground; critical for low-jitter performance and EMI control

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables true zero-ppm frequency accuracy on all four outputs without requiring external crystals or VCXOs
Independent output configuration	Each of four output drivers supports independent signal format (LVPECL/LVDS/HCSL/CMOS), voltage (1.5/1.8/2.5/3.3 V), and frequency
Glitchless frequency tuning	1 ppm step size with pin-controlled increment/decrement; update time ≤667 ns for outputs >18 MHz
Programmable phase alignment	±45 ns initial offset with <20 ps resolution; enables precise skew management across multi-clock domains
Spread-spectrum clocking	Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, reducing EMI in dense PCB layouts
PCIe Gen 4 compliance	Meets 0.15–0.45 ps RMS jitter requirement under Common Clock architecture with 2–5 MHz PLL bandwidth

Applications

Ethernet Switch/Router Timing	PCIe Gen 3/4 Clocking
Use Scenario: Synchronizing packet forwarding engines, MAC layers, and SerDes PHYs in 1/10 GbE switches with multiple clock domains. IC Role / Device Role / Timing Role: Quad-output clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-1 ps jitter to meet IEEE 802.3 and PCIe specifications. Use Value: Eliminates need for four discrete oscillators; reduces board area and BOM count while maintaining deterministic inter-clock skew <100 ps.	Use Scenario: Delivering low-jitter reference clocks to CPU, GPU, and peripheral controllers in server motherboards with PCIe Gen 3/4 slots. IC Role / Device Role / Timing Role: PCIe Common Clock generator compliant with Gen 3 SRNS and Gen 4 jitter limits (0.11–0.45 ps RMS), supporting 100 MHz HCSL outputs. Use Value: Enables reliable link training and stable 16 GT/s data rates; integrated loss-of-lock detection improves system reliability during thermal transients.
Broadcast Video/Audio Timing	FPGA & Processor Clocking
Use Scenario: Generating synchronized pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and audio sample clocks (48 kHz, 96 kHz) in professional video encoders and SDI routers. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact SMPTE ST 2082/2081 frequencies with zero ppm error and <0.7 ps RMS jitter. Use Value: Prevents frame jitter and audio dropouts; independent phase adjustment allows real-time lip-sync correction between video and audio paths.	Use Scenario: Providing configurable clocks to Xilinx Versal and Intel Agilex FPGAs, including transceiver reference clocks, fabric clocks, and DDR memory interfaces. IC Role / Device Role / Timing Role: Programmable clock source supporting mixed-voltage FPGA banks (1.0 V, 1.2 V, 1.8 V) with independent output voltage per driver. Use Value: Simplifies timing closure across heterogeneous logic blocks; eliminates external level translators and reduces power delivery complexity.

Ethernet Switch/Router Timing

PCIe Gen 3/4 Clocking

Use Scenario: Synchronizing packet forwarding engines, MAC layers, and SerDes PHYs in 1/10 GbE switches with multiple clock domains.

IC Role / Device Role / Timing Role: Quad-output clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-1 ps jitter to meet IEEE 802.3 and PCIe specifications.

Use Value: Eliminates need for four discrete oscillators; reduces board area and BOM count while maintaining deterministic inter-clock skew <100 ps.

Use Scenario: Delivering low-jitter reference clocks to CPU, GPU, and peripheral controllers in server motherboards with PCIe Gen 3/4 slots.

IC Role / Device Role / Timing Role: PCIe Common Clock generator compliant with Gen 3 SRNS and Gen 4 jitter limits (0.11–0.45 ps RMS), supporting 100 MHz HCSL outputs.

Use Value: Enables reliable link training and stable 16 GT/s data rates; integrated loss-of-lock detection improves system reliability during thermal transients.

Broadcast Video/Audio Timing

FPGA & Processor Clocking

Use Scenario: Generating synchronized pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and audio sample clocks (48 kHz, 96 kHz) in professional video encoders and SDI routers.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact SMPTE ST 2082/2081 frequencies with zero ppm error and <0.7 ps RMS jitter.

Use Value: Prevents frame jitter and audio dropouts; independent phase adjustment allows real-time lip-sync correction between video and audio paths.

Use Scenario: Providing configurable clocks to Xilinx Versal and Intel Agilex FPGAs, including transceiver reference clocks, fabric clocks, and DDR memory interfaces.

IC Role / Device Role / Timing Role: Programmable clock source supporting mixed-voltage FPGA banks (1.0 V, 1.2 V, 1.8 V) with independent output voltage per driver.

Use Value: Simplifies timing closure across heterogeneous logic blocks; eliminates external level translators and reduces power delivery complexity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D-GM	Higher integration: 8 outputs, lower jitter (0.35 ps RMS), integrated EEPROM, smaller 3×3 mm package	Targets next-gen PCIe Gen 5 and 800G Ethernet; requires updated ClockBuilder Pro v2.x	Choose for new designs needing higher channel count, lower jitter, or embedded configuration storage
ICS853S02IAGLF	Fixed-frequency dual-output LVDS generator (100/125 MHz), no I²C programming, 1.2 ps RMS jitter	Limited to pre-defined frequencies; suitable only for legacy PCIe Gen 1/2 or fixed-rate SerDes	Choose only for cost-sensitive, non-programmable applications where frequency flexibility is unnecessary

Compared with Si5332A-D-GM, SI5338E-B-GM offers broader input reference support and mature ClockBuilder Pro v1.x toolchain; compared with ICS853S02IAGLF, it provides full programmability and PCIe Gen 4 compliance at the expense of higher design complexity.

Availability

SI5338E-B-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 3/4 clocking, and broadcast video/audio timing requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338E-B-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure and mobile markets.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed digital systems-designed specifically for replacing multiple oscillators in networking, computing, and broadcast equipment where frequency flexibility and jitter performance are critical.

FAQ

What is the maximum output frequency supported by SI5338E-B-GM in LVPECL mode?

The SI5338E-B-GM supports up to 710 MHz in LVPECL output mode when configured with appropriate VDDO supply and load conditions. This capability is validated per Table 6 of the datasheet and applies to any of the four differential output pairs (CLK0A/B through CLK3A/B), subject to the constraint that only two unique frequencies above 350 MHz may be generated simultaneously (Fvco/4 and Fvco/6).

Does SI5338E-B-GM support PCIe Gen 4 Common Clock architecture?

Yes, SI5338E-B-GM meets PCIe Gen 4 Common Clock jitter requirements with 0.15–0.45 ps RMS (12 kHz–20 MHz) when operating in HCSL format at 100 MHz and using a PLL bandwidth of 2–5 MHz. This compliance is explicitly documented in Table 12 of the datasheet and verified using the Skyworks PCIe Clock Jitter Tool.

Can SI5338E-B-GM generate different output voltages on separate clock outputs?

Yes, SI5338E-B-GM provides independent VDDO0–VDDO3 supplies, allowing each of the four output banks to operate at different voltages-1.5 V, 1.8 V, 2.5 V, or 3.3 V-enabling direct interfacing with mixed-voltage SoCs, FPGAs, and SerDes without external level shifters.

How is SI5338E-B-GM programmed, and what software is required?

SI5338E-B-GM is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software (v1.x). The tool enables full register configuration, jitter optimization, and configuration file generation. Pre-programmed devices ship with factory-default settings, but field reprogramming is fully supported without hardware changes.

What is the thermal performance of SI5338E-B-GM in continuous operation?

SI5338E-B-GM has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions. With typical core current of 45 mA at 3.3 V and output currents up to 30 mA per driver, proper PCB layout-including the exposed thermal pad soldered to a solid ground plane-is essential to maintain junction temperature below 125 °C across the –40 °C to +85 °C ambient range.

SI5338E-B-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: Yes

Main Purpose:: Ethernet, Fibre Channel, PCI Express (PCIe), Telecom

Input:: CML, CMOS, HCSL, HSCL, HSTL, LVDS, LVPECL, SSTL, Crystal

Output:: HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL

Number of Circuits:: 1

Ratio - Input:Output:: 2:4

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 350MHz

Voltage - Supply:: 1.71V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338E-B-GM FAQ

1.How can I place an order for SI5338E-B-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338E-B-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338E-B-GM reliable?

The price and inventory of SI5338E-B-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338E-B-GM is usually 5 days.

3.What payment methods are accepted for SI5338E-B-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338E-B-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338E-B-GM?

SI5338E-B-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338E-B-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338E-B-GM?

For technical support, including SI5338E-B-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338E-B-GM requirements.

6.How does Aetrix verify that SI5338E-B-GM is sourced from the original manufacturer or authorized distributors?

All SI5338E-B-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338E-B-GM meets industry standards.

7.What is the process for return or replacement of SI5338E-B-GM?

All SI5338E-B-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338E-B-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338E-B-GM part is unused and in its original packaging.

Return procedure for SI5338E-B-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…