Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338F-B04073-GMR

Name: SI5338F-B04073-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338F-B04073-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338F-B04073-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338F-B04073-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,536

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338F-B04073-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and MultiSynth™ frequency synthesis supporting 0.16–710 MHz output ranges. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338F-B04073-GMR datasheet, SI5338F-B04073-GMR pinout, SI5338F-B04073-GMR application, or SI5338F-B04073-GMR equivalent, key selection criteria include PCIe Gen 4 common-clock jitter (0.15–0.45 ps RMS), independent per-output voltage (1.5/1.8/2.5/3.3 V), spread-spectrum control (0.5–5.0% down-spread), and 24-QFN package compatibility with industrial temperature range (–40 to +85 °C).

Technical Context

The SI5338F-B04073-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks, each feeding a configurable output driver. This enables true zero-ppm frequency accuracy across all outputs without requiring external loop filters or VCO tuning components.

It supports flexible input references-including 8–30 MHz crystals, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential inputs-and provides independent phase adjustment (<20 ps step resolution), glitchless frequency increment/decrement (1 ppm steps), and loss-of-lock/loss-of-signal alarms for system-level timing integrity monitoring.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common-clock jitter spec (≤0.45 ps RMS) with 2–5 MHz PLL bandwidth.
Output Frequency Range	0.16–710 MHz per channel; LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz.
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz).
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver.
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture-sensitive level 3.
Operating Temperature	–40 to +85 °C ambient; validated for industrial and telecom line card environments.
PCIe Compliance	Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliant; supports CDR lock at 10 MHz reference.

Pinout & Package

SI5338F-B04073-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and verified for this variant via Skyworks' Device Pinout by Part Number (Rev. 1.6, p.37).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept AC-coupled 5–710 MHz differential references; require external 100 Ω termination.
IN3, IN4	Single-ended clock inputs	Support DC-coupled CMOS/SSTL/HSTL (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD.
CLK0A–CLK3B	Differential output pairs	Four independent output drivers; each pair (e.g., CLK0A/CLK0B) delivers one fully programmable clock signal.
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage signaling on same device.
VDD	Core supply	Single 1.8/2.5/3.3 V core rail; PSRR optimized for low-noise timing operation.
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz I²C bus; supports ClockBuilder Pro configuration and runtime reprogramming.
INTR	Interrupt output	Open-drain status indicator for loss-of-lock, loss-of-signal, or programming completion events.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling any-frequency generation (0.16–710 MHz) with 0 ppm precision per output.
Per-output voltage control	Each of four output banks powered separately (1.5/1.8/2.5/3.3 V), allowing direct interfacing with mixed-voltage FPGAs, ASICs, and SerDes PHYs.
Glitchless frequency tuning	Hardware-supported frequency increment/decrement (1 ppm steps) with ≤667 ns update time, enabling dynamic rate adaptation without clock interruption.
Programmable phase offset	±45 ns initial phase shift per output with <20 ps step resolution, critical for skew management in multi-lane interfaces like PCIe or Ethernet.
Spread-spectrum clocking	Configurable SSC on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate, reducing EMI in dense PCB layouts.

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center top-of-rack (ToR) switch. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter (≤0.45 ps RMS) PCIe-compliant clocks with matched phase alignment. Use Value: Eliminates need for four discrete oscillators while maintaining Gen 4 jitter compliance and enabling per-port frequency margining via I²C.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE/25 GbE PHYs and MACs in carrier-grade Ethernet aggregation switches. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer with independent output formats (LVDS, HCSL, CMOS) and voltage levels (1.8 V, 2.5 V, 3.3 V). Use Value: Single-device support for heterogeneous Ethernet PHY families reduces BOM count and layout complexity versus discrete oscillator + buffer solutions.
Broadcast Video Timing	FPGA Processor Clocking
Use Scenario: Delivering frame-synchronized 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks to SDI transmitters, video encoders, and color-space converters in broadcast production equipment. IC Role / Device Role / Timing Role: Low-phase-jitter (0.7 ps RMS) quad clock generator with precise phase offset control (±45 ns) for inter-device skew alignment. Use Value: Enables sub-nanosecond inter-channel skew control required for SMPTE ST 2081-10 4K/8K video transport over IP.	Use Scenario: Supplying 100 MHz system clock, 200 MHz DDR4 memory clock, 300 MHz GTY transceiver reference, and 500 MHz test clock to Xilinx Versal or Intel Agilex FPGA platforms. IC Role / Device Role / Timing Role: Configurable quad clock source with independent output drivers supporting LVDS, HCSL, and CMOS formats at mixed voltages. Use Value: Replaces multiple clock ICs and discrete level translators; simplifies power sequencing and enables runtime clock reconfiguration via I²C during FPGA partial reconfiguration.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center top-of-rack (ToR) switch.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter (≤0.45 ps RMS) PCIe-compliant clocks with matched phase alignment.

Use Value: Eliminates need for four discrete oscillators while maintaining Gen 4 jitter compliance and enabling per-port frequency margining via I²C.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE/25 GbE PHYs and MACs in carrier-grade Ethernet aggregation switches.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer with independent output formats (LVDS, HCSL, CMOS) and voltage levels (1.8 V, 2.5 V, 3.3 V).

Use Value: Single-device support for heterogeneous Ethernet PHY families reduces BOM count and layout complexity versus discrete oscillator + buffer solutions.

Broadcast Video Timing

FPGA Processor Clocking

Use Scenario: Delivering frame-synchronized 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks to SDI transmitters, video encoders, and color-space converters in broadcast production equipment.

IC Role / Device Role / Timing Role: Low-phase-jitter (0.7 ps RMS) quad clock generator with precise phase offset control (±45 ns) for inter-device skew alignment.

Use Value: Enables sub-nanosecond inter-channel skew control required for SMPTE ST 2081-10 4K/8K video transport over IP.

Use Scenario: Supplying 100 MHz system clock, 200 MHz DDR4 memory clock, 300 MHz GTY transceiver reference, and 500 MHz test clock to Xilinx Versal or Intel Agilex FPGA platforms.

IC Role / Device Role / Timing Role: Configurable quad clock source with independent output drivers supporting LVDS, HCSL, and CMOS formats at mixed voltages.

Use Value: Replaces multiple clock ICs and discrete level translators; simplifies power sequencing and enables runtime clock reconfiguration via I²C during FPGA partial reconfiguration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04073-GM	Same pinout and register map; differs only in factory-programmed NVM configuration (default output frequencies and formats).	Pre-configured for different default clock tree; requires no initial I²C programming for basic operation.	Select when factory-default timing setup matches target system requirements and reduces bring-up time.
LMK04832ISQE/NOPB	Two PLLs (not four independent synthesizers); higher power (120 mA vs. 45 mA typ); larger 48-QFN package.	Optimized for ultra-low-jitter (<0.1 ps RMS) RF and JESD204B applications; lacks per-output voltage control and SSC.	Select when sub-0.2 ps RMS jitter is mandatory and quad independent synthesis is not required.

Compared with Si5338A-B04073-GM, SI5338F-B04073-GMR offers identical hardware but blank NVM-requiring full I²C configuration via ClockBuilder Pro-while LMK04832ISQE/NOPB trades flexibility and integration for lower jitter and dual-PLL deterministic latency, making it suitable for RF sampling rather than general-purpose multi-protocol clocking.

Availability

SI5338F-B04073-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and broadcast video timing requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338F-B04073-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line was designed to replace multiple discrete oscillators and clock buffers in high-speed digital systems, delivering programmable, low-jitter timing with minimal board space and design effort.

FAQ

What is the primary function of the SI5338F-B04073-GMR in a timing architecture?

The SI5338F-B04073-GMR serves as an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. Its MultiSynth™ architecture enables any-frequency generation (0.16–710 MHz) with 0 ppm precision per output, making SI5338F-B04073-GMR ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and broadcast video systems.

Does the SI5338F-B04073-GMR support PCIe Gen 4 common-clock compliance?

Yes, the SI5338F-B04073-GMR is explicitly specified for PCIe Gen 4 common-clock operation with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) when configured with a 2–5 MHz PLL bandwidth and 100 MHz HCSL outputs. It also meets PCIe Gen 1/2/3 and Gen 3 SRNS requirements, confirmed in Skyworks' Rev. 1.6 datasheet Table 12.

How is the SI5338F-B04073-GMR configured and programmed?

The SI5338F-B04073-GMR is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software. Unlike factory-configured variants, SI5338F-B04073-GMR ships with blank NVM and requires full I²C initialization to define output frequencies, formats, voltages, and features such as spread spectrum or phase offsets.

What package type and thermal characteristics does the SI5338F-B04073-GMR have?

The SI5338F-B04073-GMR uses a 24-lead QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 to +85 °C ambient without forced airflow.

Can the SI5338F-B04073-GMR generate different output signal formats simultaneously?

Yes, the SI5338F-B04073-GMR supports simultaneous LVPECL, LVDS, HCSL, CML, SSTL, HSTL, and CMOS outputs across its four drivers. Each output bank (CLK0–CLK3) is independently configurable for format, frequency, voltage (1.5/1.8/2.5/3.3 V), and termination-enabling direct interface with heterogeneous SerDes, memory, and logic devices without external level-shifting components.

SI5338F-B04073-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338F-B04073-GMR FAQ

1.How can I place an order for SI5338F-B04073-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338F-B04073-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338F-B04073-GMR reliable?

The price and inventory of SI5338F-B04073-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338F-B04073-GMR is usually 5 days.

3.What payment methods are accepted for SI5338F-B04073-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338F-B04073-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338F-B04073-GMR?

SI5338F-B04073-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338F-B04073-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338F-B04073-GMR?

For technical support, including SI5338F-B04073-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338F-B04073-GMR requirements.

6.How does Aetrix verify that SI5338F-B04073-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338F-B04073-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338F-B04073-GMR meets industry standards.

7.What is the process for return or replacement of SI5338F-B04073-GMR?

All SI5338F-B04073-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338F-B04073-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338F-B04073-GMR part is unused and in its original packaging.

Return procedure for SI5338F-B04073-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…