Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338F-B04076-GM

Name: SI5338F-B04076-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338F-B04076-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338F-B04076-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338F-B04076-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,150

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338F-B04076-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independent differential output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and Ethernet switch fabric.

For engineers reviewing the SI5338F-B04076-GM datasheet, SI5338F-B04076-GM pinout, SI5338F-B04076-GM application, or SI5338F-B04076-GM equivalent, this page delivers verified specifications including MultiSynth™ synthesis resolution (1 ppb), independent per-output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum modulation (0.5–5.0% down-spread), and loss-of-lock/loss-of-signal alarm functionality - all confirmed for the exact SI5338F-B04076-GM variant.

Technical Context

The SI5338F-B04076-GM implements a two-stage PLL architecture: a high-stability reference stage (input range 5–710 MHz) feeding a fractional-N MultiSynth™ VCO stage (Fvco = 4.85–5.65 GHz), enabling independent integer/fractional synthesis on each of four outputs. Each output path includes programmable R-divider, P-divider, and M-divider stages with <20 ps phase step accuracy.

It supports external feedback for zero-delay mode, independent frequency increment/decrement (1 ppm steps), and configurable spread-spectrum modulation (33–63 kHz rate, 0.5–5.0% deviation). Input flexibility includes crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) references - all validated for SI5338F-B04076-GM per Rev. 1.6 datasheet.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock RMS jitter spec (≤0.45 ps)
Output Frequency Range	0.16–710 MHz per channel; supports two >350 MHz outputs simultaneously (Fvco/4 & Fvco/6)
Synthesis Resolution	1 ppb; enables true zero-ppm frequency accuracy on all four outputs
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver
Operating Temperature	–40 °C to +85 °C; qualified for industrial embedded and telecom line card environments
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3

Pinout & Package

SI5338F-B04076-GM is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are identical across Si5338 family variants per datasheet Section 8.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair #1	Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination
IN3, IN4	Single-ended input pair	Supports CMOS/SSTL/HSTL inputs (5–350 MHz); IN3 = CLKIN1, IN4 = CLKIN2
CLK0A, CLK0B	Differential output #0	Configurable LVPECL/LVDS/HCSL/CML; independent voltage (VDDO0) and format
CLK1A, CLK1B	Differential output #1	Same configurability as CLK0; supports independent phase offset (±45 ns)
CLK2A, CLK2B	Differential output #2	Includes independent spread-spectrum modulation capability (33–63 kHz, 0.5–5.0%)
CLK3A, CLK3B	Differential output #3	Supports glitchless frequency adjustment via PINC/FDEC pins (1 ppm steps)
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming
INTR	Interrupt output	Open-drain status indicator for loss-of-lock and loss-of-signal alarms
VDD, VDDO0–VDDO3	Power supplies	VDD = core supply (1.8/2.5/3.3 V); VDDOx = per-output buffer supply (1.5/1.8/2.5/3.3 V)

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables four independent any-frequency outputs (0.16–710 MHz) with 1 ppb resolution and 0 ppm error
PCIe Gen 3 SRNS compliance	Meets ≤0.32 ps RMS jitter requirement under separate reference no-spread conditions (2–5 MHz PLL BW)
Independent output voltage control	Each of four output drivers supports 1.5/1.8/2.5/3.3 V supply - eliminates level-shifting components
Programmable spread spectrum	Per-output SSC with user-selectable deviation (0.5–5.0%), rate (33–63 kHz), and direction (down-spread default)
Glitchless frequency tuning	Hardware pin-controlled frequency increment/decrement (1 ppm steps) without output interruption
Loss-of-signal/loss-of-lock detection	Dedicated INTR pin asserts open-drain interrupt within 5 µs (LOS) or 10 ms (LOL) for system monitoring

Applications

PCIe Gen 4 Root Complex Timing	Ethernet Switch Fabric Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and upstream ports in a server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter (≤0.45 ps RMS) HCSL clocks meeting PCIe Gen 4 common clock specification. Use Value: Eliminates four discrete oscillators while maintaining Gen 4 compliance and enabling dynamic frequency margining via I²C.	Use Scenario: Generating 156.25 MHz SerDes clocks and 125 MHz PHY clocks for 10 GbE/25 GbE switch ASICs and PHYs. IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed LVDS (ASIC) and CMOS (PHY) outputs at different voltages. Use Value: Reduces BOM count by consolidating timing for multi-rate Ethernet interfaces with independent voltage and format per port.
Broadcast Video Synchronization	FPGA-Based Protocol Converter
Use Scenario: Deriving SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing (e.g., 74.25 MHz, 148.5 MHz) from a single 27 MHz crystal in broadcast camera systems. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating multiple precisely related video clocks with <20 ps phase step resolution. Use Value: Enables frame-accurate multi-format video generation without external dividers or jitter amplifiers.	Use Scenario: Converting between 100 MHz PCI Express reference and 125 MHz USB 3.2 Gen 2x2 clock domains in FPGA-based protocol bridges. IC Role / Device Role / Timing Role: Frequency translator with independent input reference selection (IN1 differential, IN3 CMOS) and output format mapping. Use Value: Supports seamless inter-domain timing translation with sub-ps jitter addition in buffer mode (0.165 ps RMS additive).

PCIe Gen 4 Root Complex Timing

Ethernet Switch Fabric Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and upstream ports in a server motherboard.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter (≤0.45 ps RMS) HCSL clocks meeting PCIe Gen 4 common clock specification.

Use Value: Eliminates four discrete oscillators while maintaining Gen 4 compliance and enabling dynamic frequency margining via I²C.

Use Scenario: Generating 156.25 MHz SerDes clocks and 125 MHz PHY clocks for 10 GbE/25 GbE switch ASICs and PHYs.

IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed LVDS (ASIC) and CMOS (PHY) outputs at different voltages.

Use Value: Reduces BOM count by consolidating timing for multi-rate Ethernet interfaces with independent voltage and format per port.

Broadcast Video Synchronization

FPGA-Based Protocol Converter

Use Scenario: Deriving SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing (e.g., 74.25 MHz, 148.5 MHz) from a single 27 MHz crystal in broadcast camera systems.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating multiple precisely related video clocks with <20 ps phase step resolution.

Use Value: Enables frame-accurate multi-format video generation without external dividers or jitter amplifiers.

Use Scenario: Converting between 100 MHz PCI Express reference and 125 MHz USB 3.2 Gen 2x2 clock domains in FPGA-based protocol bridges.

IC Role / Device Role / Timing Role: Frequency translator with independent input reference selection (IN1 differential, IN3 CMOS) and output format mapping.

Use Value: Supports seamless inter-domain timing translation with sub-ps jitter addition in buffer mode (0.165 ps RMS additive).

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04083-GM	Same Si5338F die but factory-programmed with different default configuration; identical pinout, specs, and package	No functional difference in hardware; differs only in pre-loaded NVM settings (e.g., default output frequencies, formats)	Select Si5338A-B04083-GM if factory-default configuration matches target design; otherwise use SI5338F-B04076-GM for full field programmability
LMK04832ISQE/NOPB	Two PLLs (vs. one PLL + MultiSynth), higher power (125 mA vs. 45 mA), larger 48-QFN package; supports JESD204B deterministic latency	Targeted at JESD204B baseband and radar systems requiring sub-ns skew control and deterministic delay - not optimized for PCIe/ethernet cost-sensitive designs	Choose LMK04832ISQE/NOPB only when JESD204B deterministic latency or dual-loop flexibility is required; SI5338F-B04076-GM offers lower cost, smaller footprint, and PCIe-optimized jitter performance

Compared with Si5338A-B04083-GM, SI5338F-B04076-GM provides identical silicon-level performance but retains full I²C reprogrammability; versus LMK04832ISQE/NOPB, it delivers PCIe-optimized jitter in half the footprint and 64% lower core current - making it optimal for space-constrained, high-density serial interface timing.

Availability

SI5338F-B04076-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server motherboards, 10/25 GbE switch fabric designs, and broadcast video synchronization systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338F-B04076-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line was designed specifically for high-performance, multi-protocol serial interface timing - delivering low-jitter, software-configurable clock generation for PCIe, Ethernet, Fibre Channel, and broadcast video applications.

FAQ

What is the maximum output frequency supported by SI5338F-B04076-GM?

The SI5338F-B04076-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6), as confirmed in Table 6 of the Rev. 1.6 datasheet for the SI5338F-B04076-GM variant.

Does SI5338F-B04076-GM support PCIe Gen 4 Common Clock compliance?

Yes, SI5338F-B04076-GM meets PCIe Gen 4 Common Clock RMS jitter requirements (≤0.45 ps, 10 kHz–50 MHz) per Table 12 of the Rev. 1.6 datasheet, measured with 100 MHz HCSL outputs and 2–4 MHz or 2–5 MHz PLL bandwidth. This compliance is validated for the SI5338F-B04076-GM part number.

Can SI5338F-B04076-GM generate four independent output frequencies simultaneously?

Yes, SI5338F-B04076-GM uses patented MultiSynth™ technology to synthesize four fully independent frequencies - each configurable from 0.16 MHz to 710 MHz with 1 ppb resolution and 0 ppm error. This capability is inherent to the Si5338F die and confirmed for SI5338F-B04076-GM in the functional description and electrical specifications.

What input reference options are supported by SI5338F-B04076-GM?

SI5338F-B04076-GM accepts external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) inputs. All six input pins (IN1–IN6) are usable, with IN1/IN2 and IN5/IN6 supporting differential modes and IN3/IN4 supporting single-ended - as specified in Table 6 for SI5338F-B04076-GM.

Is ClockBuilder Pro software required to configure SI5338F-B04076-GM?

No, ClockBuilder Pro is optional but strongly recommended for SI5338F-B04076-GM configuration. The device supports direct I²C/SMBus programming using register maps defined in the datasheet; however, ClockBuilder Pro automates MultiSynth™ divider calculations, validates jitter performance, and generates production-ready configuration files - significantly reducing development time for SI5338F-B04076-GM implementations.

SI5338F-B04076-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338F-B04076-GM FAQ

1.How can I place an order for SI5338F-B04076-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338F-B04076-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338F-B04076-GM reliable?

The price and inventory of SI5338F-B04076-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338F-B04076-GM is usually 5 days.

3.What payment methods are accepted for SI5338F-B04076-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338F-B04076-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338F-B04076-GM?

SI5338F-B04076-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338F-B04076-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338F-B04076-GM?

For technical support, including SI5338F-B04076-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338F-B04076-GM requirements.

6.How does Aetrix verify that SI5338F-B04076-GM is sourced from the original manufacturer or authorized distributors?

All SI5338F-B04076-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338F-B04076-GM meets industry standards.

7.What is the process for return or replacement of SI5338F-B04076-GM?

All SI5338F-B04076-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338F-B04076-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338F-B04076-GM part is unused and in its original packaging.

Return procedure for SI5338F-B04076-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…