Skyworks Solutions Inc. SI5338F-B04076-GMR
- Part No.:
- SI5338F-B04076-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338F-B04076-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,557
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338F-B04076-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338F-B04076-GMR datasheet, SI5338F-B04076-GMR pinout, SI5338F-B04076-GMR application, or SI5338F-B04076-GMR equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage per driver (1.5–3.3 V), <20 ps phase step resolution, and support for PCIe, Ethernet, and FPGA clocking with zero-ppm frequency accuracy.
Technical Context
The SI5338F-B04076-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis paths, each feeding a configurable output driver. Its digital control logic supports real-time frequency increment/decrement in 1 ppm steps and phase adjustment in <20 ps increments via I²C or dedicated pins.
Input flexibility includes differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or 8–30 MHz crystal references; outputs support LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats across overlapping frequency ranges, with independent VDDO per bank (1.5–3.3 V) and programmable spread spectrum on any output (0.5–5.0% spread, 33–63 kHz modulation).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements. |
| Output Frequency Range | 0.16–710 MHz per channel; supports simultaneous dual >350 MHz outputs (Fvco/4 & Fvco/6). |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz). |
| Output Driver Flexibility | Up to 4 differential or 8 single-ended outputs; independent VDDO per bank (1.5/1.8/2.5/3.3 V). |
| Programmability | I²C/SMBus interface; ClockBuilder Pro software enables full configuration without custom firmware. |
| Operating Temperature | –40 °C to +85 °C; qualified for industrial and telecom line card environments. |
| Supply Current (Core) | 45 mA typical at 100 MHz on all outputs and 25 MHz refclk; low-power design for thermal-constrained systems. |
Pinout & Package
SI5338F-B04076-GMR is housed in a 4 × 4 mm, 24-pin QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family: six input pins (IN1–IN6), eight clock output terminals (CLK0A/B through CLK3A/B), four VDDO supplies (VDDO0–VDDO3), three power rails (VDD, GND, RSVD_GND), and I²C/INTR control pins (SCL, SDA, INTR).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential Output Pair 0 | LVPECL/LVDS/HCSL-configurable; independently set frequency, format, and VDDO0 voltage. |
| CLK1A / CLK1B | Differential Output Pair 1 | Same configurability as CLK0; supports integer/fractional synthesis with <20 ps phase step. |
| CLK2A / CLK2B | Differential Output Pair 2 | Independent MultiSynth™ path; supports spread spectrum and glitchless frequency adjustment. |
| CLK3A / CLK3B | Differential Output Pair 3 | Final output bank; compatible with PCIe Gen 4 common clock timing requirements. |
| IN1 / IN2, IN5 / IN6 | Differential Input Pairs | Accept 5–710 MHz AC-coupled clocks; internal 10 kΩ termination and 3.5 pF capacitance. |
| IN3 / IN4 | Single-Ended Input Pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD. |
| VDDO0–VDDO3 | Output Buffer Supplies | Independent 1.5–3.3 V rails per output bank; enable mixed-voltage system interfacing. |
| SCL / SDA | I²C Interface | Standard SMBus-compatible serial interface; supports 400 kHz fast-mode programming. |
| INTR | Interrupt Output | Open-drain status indicator for loss-of-lock and loss-of-signal alarms. |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Four independent output clocks with true zero-ppm accuracy across 0.16–710 MHz, eliminating need for multiple XO/VCXO components. |
| PCIe Gen 1–4 & SRNS Compliance | Validated 0.11–0.45 ps RMS jitter performance in PCIe Gen 3 SRNS and Gen 4 common clock modes per specification. |
| Independent Output Voltage per Bank | VDDO0–VDDO3 configurable from 1.5 V to 3.3 V enables direct interfacing with mixed-voltage FPGAs, ASICs, and SerDes PHYs. |
| Glitchless Frequency Adjustment | 1 ppm step size with pin-controlled increment/decrement allows real-time clock rate tuning without output interruption. |
| Programmable Spread Spectrum | Configurable 0.5–5.0% down-spread at 33–63 kHz on any output to reduce EMI in dense PCB layouts. |
| External Feedback Mode | Supports zero-delay buffer operation by routing output back to feedback input, preserving input-to-output phase alignment. |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four identical, low-jitter PCIe-compliant clocks with matched skew and spread spectrum. Use Value: Meets PCIe Gen 4 common clock jitter limit of ≤0.45 ps RMS while enabling single-component replacement of four discrete oscillators. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and packet processors in a carrier-grade router. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet line rates with independent output formats (LVDS for PHYs, CMOS for controllers). Use Value: Eliminates external frequency translators and reduces BOM count by generating all required rates from one crystal reference. |
| FPGA & ASIC Clocking | Broadcast Video Timing |
Use Scenario: Supplying multi-phase clocks (e.g., 200 MHz, 300 MHz, 400 MHz) to heterogeneous FPGA banks with different I/O voltage requirements. IC Role / Device Role / Timing Role: Configurable quad clock source with independent VDDO per output bank and sub-20 ps phase resolution. Use Value: Enables precise inter-bank timing alignment and eliminates level-shifter circuits between FPGA I/O banks. |
Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 594 MHz and ST 2081 (6G-SDI) 297 MHz clocks with ultra-low jitter to video encoder/decoder SoCs. IC Role / Device Role / Timing Role: High-frequency differential clock generator supporting HCSL and LVDS outputs up to 710 MHz. Use Value: Achieves <10 ps cycle-cycle jitter critical for 12G-SDI eye diagram integrity and BER compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06189-GM | Higher integration: 8 outputs, integrated crystal option, lower jitter (0.35 ps RMS), but larger 5 × 5 mm 32-QFN package. | Preferred for new designs requiring >4 outputs or crystal-integrated solution; not drop-in compatible due to pin count and footprint. | Select when needing more outputs or tighter jitter; requires PCB redesign. |
| ICS853S01AGI-01LF | Fixed-frequency quad LVDS generator (no I²C programming); 0.9 ps RMS jitter; 3.3 V only; no spread spectrum or phase adjustment. | Limited to static clock trees; unsuitable for PCIe SRNS or dynamic frequency tuning use cases. | Choose only for cost-sensitive, fixed-rate applications where programmability is unnecessary. |
Compared with Si5332A-D06189-GM and ICS853S01AGI-01LF, the SI5338F-B04076-GMR uniquely balances field-programmability, PCIe Gen 4 compliance, and compact 4 × 4 mm footprint-making it optimal for space-constrained, multi-standard timing in networking and compute platforms.
Availability
SI5338F-B04076-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and FPGA clocking requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338F-B04076-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, and Fibre Channel-enabling flexible, future-proof timing architectures in next-generation computing and communications systems.
FAQ
What is the primary function of the SI5338F-B04076-GMR?
The SI5338F-B04076-GMR is an I²C-programmable quad clock generator that synthesizes up to four independent, low-jitter output frequencies from a single input reference. It replaces multiple crystal oscillators in systems requiring precise, flexible timing-such as PCIe Gen 4 switches, Ethernet routers, and FPGA-based platforms-while maintaining 0.7 ps RMS typical phase jitter and zero-ppm frequency accuracy.
Does the SI5338F-B04076-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338F-B04076-GMR is explicitly validated for PCIe Gen 4 common clock mode with ≤0.45 ps RMS jitter (12 kHz–20 MHz) and meets Gen 3 SRNS specifications. Its MultiSynth™ architecture, low-noise PLL design, and differential output drivers ensure compliance when configured per Skyworks' AN562 guidelines and using recommended layout practices.
Can the SI5338F-B04076-GMR generate frequencies above 350 MHz?
Yes-the SI5338F-B04076-GMR supports output frequencies up to 710 MHz. However, only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6). Frequencies between 350–473.33 MHz and 550–710 MHz are supported depending on VCO operating range and divider settings.
How is the SI5338F-B04076-GMR programmed in-system?
The SI5338F-B04076-GMR is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software. This GUI-based tool generates configuration files and registers maps, enabling full customization of output frequencies, formats, voltages, spread spectrum, and alarm thresholds without custom firmware development.
What package type and pin count does the SI5338F-B04076-GMR use?
The SI5338F-B04076-GMR uses a 4 × 4 mm, 24-pin QFN package with an exposed thermal pad. It features six input pins (IN1–IN6), eight differential clock outputs (CLK0A/B through CLK3A/B), four independent VDDO supplies (VDDO0–VDDO3), and standard I²C control pins (SCL, SDA, INTR), matching the pinout defined in the Si5338 family datasheet Rev. 1.6.
SI5338F-B04076-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338F-B04076-GMR FAQ
1.How can I place an order for SI5338F-B04076-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338F-B04076-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338F-B04076-GMR reliable?
The price and inventory of SI5338F-B04076-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338F-B04076-GMR is usually 5 days.
3.What payment methods are accepted for SI5338F-B04076-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338F-B04076-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338F-B04076-GMR?
SI5338F-B04076-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338F-B04076-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338F-B04076-GMR?
For technical support, including SI5338F-B04076-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338F-B04076-GMR requirements.
6.How does Aetrix verify that SI5338F-B04076-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338F-B04076-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338F-B04076-GMR meets industry standards.
7.What is the process for return or replacement of SI5338F-B04076-GMR?
All SI5338F-B04076-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338F-B04076-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338F-B04076-GMR part is unused and in its original packaging.
Return procedure for SI5338F-B04076-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338F-B04076-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

