Skyworks Solutions Inc. SI5338F-B04077-GM
- Part No.:
- SI5338F-B04077-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338F-B04077-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338F-B04077-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338F-B04077-GM datasheet, SI5338F-B04077-GM pinout, SI5338F-B04077-GM application, or SI5338F-B04077-GM equivalent, key selection criteria include PCIe jitter compliance, independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro support.
Technical Context
The SI5338F-B04077-GM implements a two-stage PLL architecture: a high-stability integer-N Phase-Locked Loop (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output. Each output supports format- and voltage-selectable drivers (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) with programmable phase offset (±45 ns, <20 ps step) and glitchless frequency increment/decrement (1 ppm steps).
It operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw, integrates OTP NVM for factory or field programming, and provides loss-of-lock and loss-of-signal alarms via the INTR pin. External feedback mode enables zero-delay operation, and all outputs support independent spread-spectrum modulation (33–63 kHz rate, 0.5–5.0% spread) for EMI reduction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements |
| Output Count & Type | 4 independent outputs; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats simultaneously |
| Frequency Range | 0.16–710 MHz per output; up to two >350 MHz outputs (Fvco/4 and Fvco/6) concurrently |
| Synthesis Resolution | 1 ppb; enables true zero-ppm accuracy on all outputs via MultiSynth™ fractional-N architecture |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltage | Core: 1.8/2.5/3.3 V ±10%; Output buffers: 1.4–3.63 V independently per driver |
| Operating Temperature | –40 to +85 °C; qualified for industrial and telecom line card environments |
Pinout & Package
SI5338F-B04077-GM is housed in a 4 × 4 mm, 24-lead QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family: inputs (IN1–IN6), outputs (CLK0A/B through CLK3A/B), power (VDD, VDDO0–VDDO3), control (SCL, SDA, INTR), and reserved ground (RSVD_GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH/VIL referenced to VDD |
| CLK0A–CLK3B | Differential output pairs | Four independent output channels; each pair (e.g., CLK0A/CLK0B) delivers complementary signals |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V rails per output bank; set logic levels and drive strength per format |
| SCL, SDA | I²C/SMBus interface | Standard 2-wire serial bus (up to 400 kHz) for configuration, status readback, and register access |
| INTR | Interrupt output | Open-drain active-low signal indicating loss-of-lock, loss-of-signal, or other fault conditions |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables any-frequency generation on all four outputs with 1 ppb resolution and zero ppm error |
| PCIe Gen 1–4 compliance | Meets Common Clock jitter specs (Gen 1–4) and Gen 3 SRNS; validated using Intel Clock Jitter Tool |
| Independent output voltage | Each output bank (VDDO0–VDDO3) configurable from 1.5 V to 3.3 V, enabling mixed-voltage system interfacing |
| Glitchless frequency tuning | Hardware-supported frequency increment/decrement (1 ppm steps) without output interruption |
| Programmable phase offset | ±45 ns range with <20 ps step size per output; enables precise skew management in multi-lane interfaces |
| Spread-spectrum modulation | Configurable down-spread (0.5–5.0%) at 33–63 kHz on any output to reduce EMI peak emissions |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: High-density 1U switch chassis requiring synchronized 100 MHz HCSL clocks for multiple PCIe Gen 4 upstream/downstream ports. IC Role / Device Role / Timing Role: Primary clock generator providing four independent, low-jitter reference clocks with SRNS compliance and spread-spectrum support. Use Value: Eliminates need for four discrete oscillators; reduces board area by 60% and meets PCIe Gen 4 TJ < 20 ps pk-pk requirement. |
Use Scenario: 10 GbE/25 GbE line card with multi-port SerDes requiring synchronized 156.25 MHz LVDS clocks and 125 MHz CMOS clocks for PHY and MAC layers. IC Role / Device Role / Timing Role: Quad-output timing hub delivering mixed-format clocks (LVDS + CMOS) from a single 25 MHz crystal reference. Use Value: Enables single-crystal design with independent voltage scaling (1.8 V LVDS, 3.3 V CMOS) and <0.7 ps RMS jitter performance. |
| Broadcast Video Timing | FPGA Processor Clocking |
Use Scenario: SMPTE ST 2082/ST 2081 video router requiring 27 MHz, 74.25 MHz, and 148.5 MHz LVPECL clocks with sub-20 ps inter-output skew. IC Role / Device Role / Timing Role: Precision multi-frequency generator with programmable phase alignment across outputs for genlock and frame synchronization. Use Value: Achieves <100 ps output-to-output skew and ±45 ns per-output phase adjustment for real-time timing calibration. |
Use Scenario: Xilinx Versal ACAP-based AI inference accelerator board needing 300 MHz LVDS for PL fabric, 100 MHz HCSL for DDR5 memory, and 200 MHz CMOS for management MCU. IC Role / Device Role / Timing Role: Centralized clock source supporting heterogeneous FPGA subsystems with independent format, voltage, and jitter optimization. Use Value: Reduces BOM count by consolidating three clock domains; maintains <1 ps RMS jitter on DDR5 HCSL outputs per JEDEC spec. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06189-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), but fixed 4-output LVDS-only; no HCSL/CMOS support | Best for space-constrained, crystal-less designs where only LVDS outputs are needed and ultra-low jitter is critical | Select when eliminating external crystal and achieving sub-0.4 ps jitter outweighs need for mixed-output formats and voltage flexibility |
| ICS853S02I | Non-programmable, fixed-frequency dual-output LVDS buffer; no synthesis, no I²C, no spread spectrum; 1.2 ps RMS jitter | Suitable only for simple fanout or translation of existing clocks-no frequency generation capability | Choose only for legacy buffer replacement where reprogramming, multi-frequency, or EMI reduction are not required |
Compared with Si5332A-D06189-GM, SI5338F-B04077-GM offers broader output format and voltage flexibility at higher jitter; versus ICS853S02I, it provides full programmability and synthesis but requires external configuration infrastructure.
Availability
SI5338F-B04077-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338F-B04077-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and clock innovation.
The Si5338 product line was designed for high-performance, multi-protocol serial interface timing-including PCIe, Ethernet, Fibre Channel, and broadcast video-where flexible, low-jitter, software-configurable clock generation replaces discrete oscillator solutions.
FAQ
What is the primary function of the SI5338F-B04077-GM in a system?
The SI5338F-B04077-GM serves as an I²C-programmable quad clock generator that synthesizes up to four independent, low-jitter output frequencies from a single input reference. It replaces multiple discrete oscillators in systems like PCIe switches and Ethernet routers, enabling flexible, software-defined timing with zero-ppm accuracy per output via its MultiSynth™ architecture.
Does the SI5338F-B04077-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338F-B04077-GM meets PCIe Gen 4 Common Clock jitter specifications (0.15–0.45 ps RMS, 10 kHz–50 MHz) when configured per Skyworks' AN562 guidelines and validated using the Skyworks PCIe Clock Jitter Tool. Its 0.7 ps RMS typical phase jitter and SRNS compliance make it suitable for Gen 3 and Gen 4 root complex and endpoint timing.
Can the SI5338F-B04077-GM generate different output formats simultaneously?
Yes, the SI5338F-B04077-GM supports simultaneous LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL outputs across its four channels. Each output bank (CLK0–CLK3) is independently configurable for format, voltage (1.5/1.8/2.5/3.3 V), and termination, enabling direct interfacing with heterogeneous devices such as FPGAs, ASICs, and memory controllers without level-shifting components.
How is the SI5338F-B04077-GM programmed and configured?
The SI5338F-B04077-GM is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software. This GUI tool enables full register configuration-including frequency, format, voltage, spread spectrum, and phase offset-and generates custom configuration files for OTP programming or runtime loading. The device retains settings in on-chip OTP memory after power cycle.
What package type and thermal characteristics does the SI5338F-B04077-GM have?
The SI5338F-B04077-GM uses a 4 × 4 mm, 24-lead QFN package with exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, supporting reliable operation up to +85 °C ambient. The package is RoHS-compliant and compatible with standard reflow profiles, including peak soldering temperature up to 260 °C per JEDEC J-STD-020.
SI5338F-B04077-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338F-B04077-GM FAQ
1.How can I place an order for SI5338F-B04077-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338F-B04077-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338F-B04077-GM reliable?
The price and inventory of SI5338F-B04077-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338F-B04077-GM is usually 5 days.
3.What payment methods are accepted for SI5338F-B04077-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338F-B04077-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338F-B04077-GM?
SI5338F-B04077-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338F-B04077-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338F-B04077-GM?
For technical support, including SI5338F-B04077-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338F-B04077-GM requirements.
6.How does Aetrix verify that SI5338F-B04077-GM is sourced from the original manufacturer or authorized distributors?
All SI5338F-B04077-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338F-B04077-GM meets industry standards.
7.What is the process for return or replacement of SI5338F-B04077-GM?
All SI5338F-B04077-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338F-B04077-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338F-B04077-GM part is unused and in its original packaging.
Return procedure for SI5338F-B04077-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338F-B04077-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

