Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338F-B04078-GMR

Name: SI5338F-B04078-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338F-B04078-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338F-B04078-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338F-B04078-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,216

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338F-B04078-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications including PCIe, Ethernet, and FPGA clocking.

For engineers reviewing the SI5338F-B04078-GMR datasheet, SI5338F-B04078-GMR pinout, SI5338F-B04078-GMR application, or SI5338F-B04078-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package compatibility with space-constrained PCB layouts.

Technical Context

The SI5338F-B04078-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.

Each of the four output drivers supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent supply voltage selection (VDDO0–VDDO3), programmable phase offset (±45 ns), and glitchless frequency increment/decrement in 1 ppm steps. The device operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four independently configurable outputs: differential (LVPECL/LVDS/HCSL/CML) or single-ended (CMOS/SSTL/HSTL)
Frequency range per output	0.16–710 MHz (LVPECL/LVDS); 0.16–250 MHz (HCSL); 0.16–200 MHz (CMOS); 0.16–350 MHz (SSTL/HSTL)
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), compliant with PCIe Gen 3 SRNS and Gen 4 Common Clock specs
Input reference support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply & power	Single 1.8/2.5/3.3 V core supply; 45 mA typical IDD; independent VDDOx per output (1.4–3.63 V)
Operating temperature	–40 to +85 °C ambient, qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad

Pinout & Package

SI5338F-B04078-GMR is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Pin assignments follow the standard Si5338 top-view layout.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential input pairs	Accept 5–710 MHz differential clocks; require external 100 Ω termination
IN3, IN4	Single-ended inputs	Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A/CLK0B–CLK3A/CLK3B	Differential output pairs	Four independent output channels; each pair supports LVPECL/LVDS/HCSL/CML formats
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage system interfacing
SCL, SDA	I²C interface	SMBus-compatible 100/400 kHz interface for configuration and status monitoring
INTR	Interrupt output	Open-drain alarm signal for loss-of-lock and loss-of-signal conditions
VDD	Core supply	1.8/2.5/3.3 V ± tolerance; powers internal PLL, synthesizers, and control logic
GND, RSVD_GND	Ground connections	Multiple GND pins and reserved ground pad ensure low-noise return paths and thermal dissipation

Key Features

Feature	Design Value
Any-frequency synthesis	Four independent MultiSynth™ engines deliver true zero-ppm accuracy across 0.16–710 MHz without external VCXOs
PCIe Gen 1–4 timing compliance	Meets PCIe Gen 3 SRNS (0.11–0.32 ps RMS) and Gen 4 Common Clock (0.15–0.45 ps RMS) jitter requirements
Flexible output configuration	Per-output format selection (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) and voltage (1.5/1.8/2.5/3.3 V) enables direct interfacing with diverse SoCs, FPGAs, and PHYs
Glitchless frequency tuning	Independent 1 ppm step frequency increment/decrement via pin or I²C, enabling dynamic rate adaptation without output interruption
Programmable spread spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI in dense PCB layouts
Low-power operation	45 mA typical core current at 100 MHz on all outputs; 12 mA in buffer-only mode reduces system power during idle states

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a high-density data center switch fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter clocks with precise phase alignment and spread-spectrum control. Use Value: Enables full Gen 4 compliance (≤0.45 ps RMS jitter) while reducing EMI through configurable down-spread, eliminating need for discrete spread-spectrum oscillators.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in enterprise Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing multiple fixed-frequency crystals and supporting mixed-rate clock domains from a single device. Use Value: Reduces BOM count by up to 4× versus discrete oscillators; supports IEEE 802.3bj/802.3by jitter requirements via <0.7 ps RMS phase noise.
FPGA & ASIC Clocking	Broadcast Video Timing
Use Scenario: Supplying multi-phase, multi-frequency clocks (e.g., 100 MHz system, 200 MHz DDR, 300 MHz transceiver) to Xilinx Versal or Intel Agilex FPGAs in compute-accelerated edge nodes. IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage and format per output, enabling direct connection to FPGA banks with differing I/O standards. Use Value: Eliminates level-shifting buffers and external fanout buffers; independent phase adjustment (±45 ns, <20 ps steps) supports precise setup/hold timing closure.	Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock, AES audio reference, and genlock signals in 4K/8K broadcast video routers and frame synchronizers. IC Role / Device Role / Timing Role: Low-jitter, high-precision clock generator supporting multiple video standards simultaneously with deterministic phase relationships. Use Value: Achieves <10 ps pk-pk period jitter and <9 ps pk-pk cycle-cycle jitter required for SMPTE ST 2082 compliance; external feedback mode enables zero-delay genlock.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a high-density data center switch fabric.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter clocks with precise phase alignment and spread-spectrum control.

Use Value: Enables full Gen 4 compliance (≤0.45 ps RMS jitter) while reducing EMI through configurable down-spread, eliminating need for discrete spread-spectrum oscillators.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in enterprise Ethernet switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing multiple fixed-frequency crystals and supporting mixed-rate clock domains from a single device.

Use Value: Reduces BOM count by up to 4× versus discrete oscillators; supports IEEE 802.3bj/802.3by jitter requirements via <0.7 ps RMS phase noise.

FPGA & ASIC Clocking

Broadcast Video Timing

Use Scenario: Supplying multi-phase, multi-frequency clocks (e.g., 100 MHz system, 200 MHz DDR, 300 MHz transceiver) to Xilinx Versal or Intel Agilex FPGAs in compute-accelerated edge nodes.

IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage and format per output, enabling direct connection to FPGA banks with differing I/O standards.

Use Value: Eliminates level-shifting buffers and external fanout buffers; independent phase adjustment (±45 ns, <20 ps steps) supports precise setup/hold timing closure.

Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock, AES audio reference, and genlock signals in 4K/8K broadcast video routers and frame synchronizers.

IC Role / Device Role / Timing Role: Low-jitter, high-precision clock generator supporting multiple video standards simultaneously with deterministic phase relationships.

Use Value: Achieves <10 ps pk-pk period jitter and <9 ps pk-pk cycle-cycle jitter required for SMPTE ST 2082 compliance; external feedback mode enables zero-delay genlock.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D08189-GM	Higher integration: 8 outputs, integrated EEPROM, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency	Targeted at JESD204B-compliant RF/data converter systems requiring sub-ps jitter and deterministic delay	Select when >4 outputs, deterministic latency, or <0.4 ps RMS jitter is required; not pin-compatible
ICS8430I-01T	Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 3.3 V only; no spread spectrum	Used in cost-sensitive, static-clocking applications where reconfiguration is unnecessary	Select for simple, low-cost replacement of four fixed LVDS oscillators; requires redesign for programmability or multi-voltage support

Compared with SI5338F-B04078-GMR, Si5332A-D08189-GM offers superior jitter and scalability but at higher cost and complexity, while ICS8430I-01T provides fixed-function simplicity at the expense of flexibility and modern compliance-making SI5338F-B04078-GMR the optimal balance for programmable, PCIe/Ethernet/FPGA timing in industrial and telecom platforms.

Availability

SI5338F-B04078-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch/routing, and FPGA & ASIC clocking requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338F-B04078-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The SI5338F-B04078-GMR belongs to Skyworks' Si5338 family of I²C-programmable clock generators, designed specifically for high-speed serial interface timing in PCIe, Ethernet, Fibre Channel, and broadcast video systems demanding ultra-low jitter and flexible frequency synthesis.

FAQ

What is the maximum output frequency supported by SI5338F-B04078-GMR in LVPECL mode?

The SI5338F-B04078-GMR supports up to 710 MHz in LVPECL output mode, as specified in Table 6 of the datasheet. This applies when using differential outputs with appropriate termination and layout practices to maintain signal integrity and jitter performance. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to internal VCO constraints.

Does SI5338F-B04078-GMR support PCIe Gen 4 Common Clock compliance?

Yes, SI5338F-B04078-GMR meets PCIe Gen 4 Common Clock jitter requirements with ≤0.45 ps RMS (10 kHz–50 MHz) under specified test conditions (100 MHz HCSL outputs, PLL BW 2–5 MHz, CDR = 10 MHz), as verified in Table 12 of the official Skyworks datasheet Rev. 1.6.

Can SI5338F-B04078-GMR generate different output voltages on each channel?

Yes, SI5338F-B04078-GMR provides independent VDDO0–VDDO3 supplies, allowing each of its four output banks to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage SoCs, FPGAs, and PHYs without external level shifters.

How is SI5338F-B04078-GMR programmed, and what tools are required?

SI5338F-B04078-GMR is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software. The tool generates custom configuration files, validates timing constraints, and supports in-system programming through standard I²C host controllers-no dedicated hardware programmer is needed.

What is the thermal performance of SI5338F-B04078-GMR in continuous operation?

SI5338F-B04078-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions. With typical power dissipation of ~150 mW (45 mA × 3.3 V), junction temperature rise remains within safe limits (<3°C) at 85°C ambient, ensuring reliable operation across the full industrial temperature range.

SI5338F-B04078-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338F-B04078-GMR FAQ

1.How can I place an order for SI5338F-B04078-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338F-B04078-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338F-B04078-GMR reliable?

The price and inventory of SI5338F-B04078-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338F-B04078-GMR is usually 5 days.

3.What payment methods are accepted for SI5338F-B04078-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338F-B04078-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338F-B04078-GMR?

SI5338F-B04078-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338F-B04078-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338F-B04078-GMR?

For technical support, including SI5338F-B04078-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338F-B04078-GMR requirements.

6.How does Aetrix verify that SI5338F-B04078-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338F-B04078-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338F-B04078-GMR meets industry standards.

7.What is the process for return or replacement of SI5338F-B04078-GMR?

All SI5338F-B04078-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338F-B04078-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338F-B04078-GMR part is unused and in its original packaging.

Return procedure for SI5338F-B04078-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…