Skyworks Solutions Inc. SI5338F-B04371-GMR
- Part No.:
- SI5338F-B04371-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338F-B04371-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,088
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338F-B04371-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338F-B04371-GMR datasheet, SI5338F-B04371-GMR pinout, SI5338F-B04371-GMR application, or SI5338F-B04371-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), flexible reference inputs (crystal, CMOS, SSTL/HSTL, differential), and PCIe/10GbE/Ethernet switch timing validation support.
Technical Context
The SI5338F-B04371-GMR implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references, followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output. Each output supports programmable format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), phase offset (±45 ns, <20 ps step), and spread-spectrum modulation (0.5–5.0%, 33–63 kHz).
It features loss-of-lock and loss-of-signal alarms, glitchless frequency increment/decrement (1 ppm steps), external feedback for zero-delay mode, and I²C/SMBus-compatible configuration via OTP NVM. Core supply operates at 1.8/2.5/3.3 V with 45 mA typical current draw under full-load conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | Four independently configurable outputs: up to 4 differential (LVPECL/LVDS/HCSL/CML) or 8 single-ended (CMOS/SSTL/HSTL), or mixed |
| Frequency range per output | 0.16–710 MHz (LVPECL/LVDS); 0.16–250 MHz (HCSL); 0.16–200 MHz (CMOS); 0.16–350 MHz (SSTL/HSTL) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and Gen 4 common clock specs |
| Input reference options | External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, qualified per industrial requirements |
Pinout & Package
SI5338F-B04371-GMR is housed in a 24-lead, 4 × 4 mm QFN package with wettable flanks and an exposed thermal pad. Pin 1 is located at top-left corner (marked dot), with pins numbered counter-clockwise. The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential clock inputs | Accept AC-coupled LVPECL/LVDS/HCSL/CML references up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL references (5–350 MHz); DC-coupled, 3.3/2.5/1.8 V tolerant |
| CLK0A–CLK3B | Differential output pairs | Four fully independent output drivers; each pair configurable as LVPECL/LVDS/HCSL/CML with per-driver VDDO |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V supplies per output bank-enables mixed-voltage system interfacing |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply powering PLL, synthesizers, and logic; 45 mA typical current draw |
| SCL, SDA | I²C interface | Standard SMBus-compatible 100/400 kHz interface for configuration and status monitoring |
| INTR | Interrupt output | Open-drain alarm signal indicating loss-of-lock or loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs without external crystals or VCXOs |
| PCIe Gen 1–4 compliance | Fully meets PCIe Gen 3 SRNS and Gen 4 common clock jitter specs (≤0.32 ps RMS), validated with Intel Clock Jitter Tool |
| Independent phase adjustment | ±45 ns range with <20 ps resolution per output-critical for skew management in multi-lane SerDes systems |
| Flexible spread spectrum | Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate-reduces EMI without affecting timing integrity |
| Glitchless frequency tuning | 1 ppm step size with pin-controlled or I²C-initiated increment/decrement-enables dynamic clock scaling in real time |
Applications
| Ethernet Switch/Routing Timing | PCIe Gen 3/4 Clocking |
|---|---|
Use Scenario: High-density 10GbE/25GbE switch fabric requiring synchronized clocks across multiple PHYs, MACs, and packet processors. IC Role / Device Role / Timing Role: Primary clock source generating 156.25 MHz, 312.5 MHz, and 625 MHz clocks with sub-1 ps jitter for SerDes CDR lock and deterministic latency. Use Value: Eliminates need for multiple discrete oscillators; enables single-chip timing for multi-rate Ethernet PHYs while meeting IEEE 802.3bj jitter limits. |
Use Scenario: Server motherboard with dual x16 PCIe Gen 4 slots, CPU interconnect, and NVMe storage controllers. IC Role / Device Role / Timing Role: Common clock generator delivering 100 MHz PCIe refclk to root complex, endpoints, and switches with Gen 4 SRNS-compliant jitter. Use Value: Achieves ≤0.32 ps RMS jitter per PCIe Base Spec 4.0, enabling reliable link training and stable 16 GT/s operation without additional jitter cleaners. |
| Broadcast Video/Audio Sync | FPGA & Processor Clocking |
Use Scenario: SMPTE ST 2082-1 (12G-SDI) video processing system requiring precise 27 MHz, 74.25 MHz, and 148.5 MHz clocks with tight phase alignment. IC Role / Device Role / Timing Role: Master timing IC generating three synchronized outputs with programmable phase offsets to align pixel, line, and frame clocks. Use Value: Enables sub-20 ps inter-output skew control and zero-ppm frequency accuracy-critical for artifact-free 4K/8K video transport and genlock stability. |
Use Scenario: Industrial FPGA-based motion controller needing separate clocks for ARM core (500 MHz), DDR4 memory (1200 MT/s), and real-time I/O (100 MHz). IC Role / Device Role / Timing Role: Configurable clock hub providing independent, voltage-matched clocks to processor subsystem, memory interface, and peripheral domains. Use Value: Supports mixed-voltage operation (1.8 V DDR4, 1.0 V core, 3.3 V I/O) with per-output VDDO control-reducing BOM count and PCB routing complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06989-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs, but larger 5 × 5 mm 32-QFN package | Targeted at space-constrained, ultra-low-jitter applications like optical transport and 5G baseband where crystal integration reduces bill-of-materials | Select when crystal integration, sub-0.4 ps jitter, or >4 outputs are required; not drop-in due to different pinout and footprint |
| ICS853S01AG-01T | Fixed-frequency, non-programmable quad LVDS clock fanout buffer; no synthesis capability; 0.9 ps RMS jitter; 3.3 V only; 20-pin TSSOP | Used in legacy systems where fixed 100/125 MHz distribution suffices and programmability is unnecessary | Select only for simple clock fanout without frequency translation or voltage flexibility; requires redesign for any-frequency generation |
Compared with Si5332A-D06989-GM and ICS853S01AG-01T, the SI5338F-B04371-GMR uniquely balances field-programmability, industrial temperature range, mixed-signal voltage support, and PCIe Gen 4 readiness in a compact 4 mm QFN-making it optimal for next-gen embedded computing and networking platforms requiring design flexibility without over-spec'ing.
Availability
SI5338F-B04371-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 1–4 clocking, and broadcast video/audio synchronization requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338F-B04371-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog solutions for communications, automotive, and industrial markets.
The Si5338 family was designed as a programmable, low-jitter clock generator platform for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where flexible, accurate, and reliable timing is critical to system performance.
FAQ
What is the primary function of the SI5338F-B04371-GMR in a system?
The SI5338F-B04371-GMR serves as an I²C-programmable quad clock generator that synthesizes up to four independent, any-frequency output clocks from a single reference input. Its core function is to replace multiple discrete oscillators or clock sources in high-speed digital systems-such as PCIe root complexes, Ethernet switches, and FPGA-based platforms-while maintaining sub-1 ps RMS jitter and precise phase alignment across outputs.
Does the SI5338F-B04371-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338F-B04371-GMR meets PCIe Gen 4 common clock jitter specifications with ≤0.45 ps RMS (10 kHz–50 MHz) and has been validated using the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4. It supports both common clock and SRNS modes, and its MultiSynth™ architecture ensures stable 100 MHz reference delivery with guaranteed compliance across –40 to +85 °C.
Can the SI5338F-B04371-GMR generate different output voltages simultaneously?
Yes, the SI5338F-B04371-GMR provides independent VDDO0–VDDO3 supplies, allowing each of its four output banks to be configured for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables simultaneous generation of LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) signals on separate outputs-supporting heterogeneous interface requirements without level-shifting components.
How is the SI5338F-B04371-GMR programmed and configured?
The SI5338F-B04371-GMR is configured via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software, which generates custom configuration files and supports real-time register editing. Configuration is stored in on-chip OTP NVM, enabling autonomous startup. Pin-strapped modes and hardware reset options also support factory-programmed boot behavior without host intervention.
What package type and thermal characteristics does the SI5338F-B04371-GMR have?
The SI5338F-B04371-GMR uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, supporting reliable operation at full load across –40 to +85 °C. The package complies with JEDEC J-STD-020 reflow profiles, including peak temperature up to 260 °C.
SI5338F-B04371-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338F-B04371-GMR FAQ
1.How can I place an order for SI5338F-B04371-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338F-B04371-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338F-B04371-GMR reliable?
The price and inventory of SI5338F-B04371-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338F-B04371-GMR is usually 5 days.
3.What payment methods are accepted for SI5338F-B04371-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338F-B04371-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338F-B04371-GMR?
SI5338F-B04371-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338F-B04371-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338F-B04371-GMR?
For technical support, including SI5338F-B04371-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338F-B04371-GMR requirements.
6.How does Aetrix verify that SI5338F-B04371-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338F-B04371-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338F-B04371-GMR meets industry standards.
7.What is the process for return or replacement of SI5338F-B04371-GMR?
All SI5338F-B04371-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338F-B04371-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338F-B04371-GMR part is unused and in its original packaging.
Return procedure for SI5338F-B04371-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338F-B04371-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

