Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338F-B04385-GM

Name: SI5338F-B04385-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338F-B04385-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338F-B04385-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338F-B04385-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,582

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338F-B04385-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ frequency synthesis with 0 ppm precision per output. It delivers four independent differential or single-ended clocks (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) across 0.16–710 MHz, supports PCIe Gen 1–4 common clock and SRNS compliance, and operates from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package for FPGA, processor, and Ethernet switch timing applications.

For engineers reviewing the SI5338F-B04385-GM datasheet, SI5338F-B04385-GM pinout, SI5338F-B04385-GM application, or SI5338F-B04385-GM equivalent, key selection considerations include its 0.7 ps RMS typical phase jitter, independent per-output voltage (1.5–3.3 V), flexible reference inputs (crystal, CMOS, SSTL, differential), glitchless 1 ppm frequency increment/decrement, and <20 ps phase step resolution.

Technical Context

The SI5338F-B04385-GM integrates two-stage synthesis: a PLL-based Stage 1 (with 1.6 MHz loop bandwidth) locks to an input reference (5–710 MHz), followed by four independent MultiSynth™ fractional-N dividers (Stage 2) generating each output. Each output driver is fully configurable for format, voltage, and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate).

It features loss-of-lock and loss-of-signal alarms, external feedback mode for zero-delay operation, and I²C/SMBus interface with ClockBuilder Pro software support. The device supports both free-running synthesis and synchronous frequency translation modes, with programmable initial phase offset (±45 ns) and pin-controlled real-time frequency/phase adjustment.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3/4 SRNS and GbE jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports up to two outputs >350 MHz simultaneously (Fvco/4 & Fvco/6)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Output Formats	LVPECL, LVDS, HCSL, CML, CMOS, SSTL, HSTL - each independently selectable per channel
Supply Voltages	Core: 1.8/2.5/3.3 V (±10%); Output buffers: 1.4–3.63 V, configurable per driver (1.5/1.8/2.5/3.3 V)
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, –40 to +85 °C operating range
Power Consumption	45 mA typical core current at 100 MHz on all outputs with 25 MHz refclk

Pinout & Package

SI5338F-B04385-GM is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.6 datasheet (pages 33, 37).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair	Accepts 5–710 MHz AC-coupled differential reference; requires external 100 Ω termination
IN3, IN4	Single-ended input pair	Supports 5–200 MHz CMOS-level inputs; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A, CLK0B – CLK3A, CLK3B	Differential output pairs	Four independent differential clock outputs; each configurable for LVPECL/LVDS/HCSL/CML format and voltage
VDDO0 – VDDO3	Output buffer supplies	Independent 1.4–3.63 V supplies per output bank; enables mixed-voltage clock distribution
VDD	Core supply	1.8/2.5/3.3 V ±10%; powers PLL, MultiSynth, and control logic
SCL, SDA	I²C interface	Standard SMBus-compatible serial interface (up to 400 kHz); supports ClockBuilder Pro programming
INTR	Interrupt output	Open-drain status indicator for loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables true zero-ppm frequency accuracy on all four outputs without external crystals or VCXOs
Independent output configuration	Each of four outputs supports separate format, frequency, voltage, and spread-spectrum settings
Glitchless frequency tuning	1 ppm step size via PINC/FDEC pins or I²C; no output interruption during dynamic adjustment
Sub-20 ps phase resolution	Programmable phase offset (±45 ns) and increment/decrement with <20 ps step accuracy per output
PCIe Gen 4 compliance	Meets PCIe Gen 4 Common Clock jitter spec (0.15–0.45 ps RMS) with 2–5 MHz PLL bandwidth and 10 MHz CDR
Flexible reference handling	Supports crystal (8–30 MHz), single-ended (5–200 MHz), and high-speed differential (5–710 MHz) inputs in same device

Applications

Ethernet Switch Timing	PCIe Gen 4 Server Clocking
Use Scenario: High-density 10/25/100 GbE switch ASICs requiring multiple synchronized clocks for SerDes lanes, MAC, and CPU interfaces. IC Role / Device Role / Timing Role: Quad clock generator providing independent 156.25 MHz (XAUI), 312.5 MHz (CAUI), 100 MHz (CPU), and 250 MHz (PHY) clocks with sub-ps jitter. Use Value: Eliminates four discrete oscillators; ensures deterministic inter-lane skew (<100 ps) and meets IEEE 802.3bj jitter budgets.	Use Scenario: Dual-CPU server motherboard with PCIe Gen 4 x16 slots, NVMe storage, and PLX switches demanding low-jitter common clock. IC Role / Device Role / Timing Role: Generates 100 MHz PCIe common clock (CLK0/1), 100 MHz SRNS reference (CLK2), and 100 MHz auxiliary clock (CLK3) with Gen 4 SRNS compliance. Use Value: Achieves 0.15–0.45 ps RMS jitter per PCIe 4.0 spec using internal PLL bandwidth tuning and differential output routing.
FPGA-Based Video Processing	Telecom Line Card Synchronization
Use Scenario: Broadcast video encoder/decoder FPGA (e.g., Xilinx Versal) needing pixel clocks (74.25/148.5 MHz), DDR memory clocks (400–800 MHz), and GTY transceiver references. IC Role / Device Role / Timing Role: Synthesizes four precisely phased clocks: LVDS 148.5 MHz (video), HCSL 400 MHz (DDR), LVDS 322.265625 MHz (GTY), and CMOS 100 MHz (control). Use Value: Enables sub-ns inter-clock alignment across domains; supports programmable phase offsets to compensate PCB trace delays.	Use Scenario: OTN/SDH line card requiring synchronization to 155.52 MHz (OC-3), 622.08 MHz (OC-12), 2488.32 MHz (OC-48), and 9953.28 MHz (OC-192) derived from a single 19.44 MHz reference. IC Role / Device Role / Timing Role: Frequency translator generating OC-12/OC-48 clocks from OC-3 reference; uses integer-mode MultiSynth for zero-ppm accuracy. Use Value: Replaces multiple PLL+VCXO chains; maintains <0.7 ps RMS jitter (OC-12 compliant) while reducing board area and power by 60%.

Ethernet Switch Timing

PCIe Gen 4 Server Clocking

Use Scenario: High-density 10/25/100 GbE switch ASICs requiring multiple synchronized clocks for SerDes lanes, MAC, and CPU interfaces.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 156.25 MHz (XAUI), 312.5 MHz (CAUI), 100 MHz (CPU), and 250 MHz (PHY) clocks with sub-ps jitter.

Use Value: Eliminates four discrete oscillators; ensures deterministic inter-lane skew (<100 ps) and meets IEEE 802.3bj jitter budgets.

Use Scenario: Dual-CPU server motherboard with PCIe Gen 4 x16 slots, NVMe storage, and PLX switches demanding low-jitter common clock.

IC Role / Device Role / Timing Role: Generates 100 MHz PCIe common clock (CLK0/1), 100 MHz SRNS reference (CLK2), and 100 MHz auxiliary clock (CLK3) with Gen 4 SRNS compliance.

Use Value: Achieves 0.15–0.45 ps RMS jitter per PCIe 4.0 spec using internal PLL bandwidth tuning and differential output routing.

FPGA-Based Video Processing

Telecom Line Card Synchronization

Use Scenario: Broadcast video encoder/decoder FPGA (e.g., Xilinx Versal) needing pixel clocks (74.25/148.5 MHz), DDR memory clocks (400–800 MHz), and GTY transceiver references.

IC Role / Device Role / Timing Role: Synthesizes four precisely phased clocks: LVDS 148.5 MHz (video), HCSL 400 MHz (DDR), LVDS 322.265625 MHz (GTY), and CMOS 100 MHz (control).

Use Value: Enables sub-ns inter-clock alignment across domains; supports programmable phase offsets to compensate PCB trace delays.

Use Scenario: OTN/SDH line card requiring synchronization to 155.52 MHz (OC-3), 622.08 MHz (OC-12), 2488.32 MHz (OC-48), and 9953.28 MHz (OC-192) derived from a single 19.44 MHz reference.

IC Role / Device Role / Timing Role: Frequency translator generating OC-12/OC-48 clocks from OC-3 reference; uses integer-mode MultiSynth for zero-ppm accuracy.

Use Value: Replaces multiple PLL+VCXO chains; maintains <0.7 ps RMS jitter (OC-12 compliant) while reducing board area and power by 60%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06889-GM	Higher integration: 8 outputs, integrated jitter cleaner, supports JESD204B deterministic latency; 0.35 ps RMS jitter	Better suited for JESD204B ADC/DAC sync and multi-ASIC systems requiring ultra-low jitter and deterministic delay	Select when >4 outputs, sub-0.4 ps jitter, or deterministic latency is required; higher cost and larger 5 × 5 mm package
ICS8430I-01T	Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 3.3 V only; no spread spectrum or phase control	Limited to static clock trees where frequencies never change; no dynamic tuning or mixed-format support	Select only for cost-sensitive, fixed-frequency applications where programmability and flexibility are unnecessary

Compared with Si5332A-D06889-GM and ICS8430I-01T, the SI5338F-B04385-GM uniquely balances field-programmability, four-output flexibility, PCIe Gen 4 compliance, and compact 4 × 4 mm footprint-making it optimal for space-constrained, multi-protocol embedded systems requiring post-design frequency adaptation.

Availability

SI5338F-B04385-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 1–4 server clocking, and broadcast video/audio timing applications requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.

Supply support for SI5338F-B04385-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The SI5338F-B04385-GM belongs to Skyworks' Any-Frequency Clock Generator product line, designed specifically for replacing multiple crystal oscillators in high-speed digital systems while enabling dynamic clock reconfiguration in deployed equipment.

FAQ

What is the maximum differential input frequency supported by the SI5338F-B04385-GM?

The SI5338F-B04385-GM supports differential input frequencies up to 710 MHz on pins IN1/IN2 and IN5/IN6. This capability enables direct use of high-speed SerDes reference clocks (e.g., 622.08 MHz OC-12, 3.125 GHz divided-by-4) without external prescalers. Input slew rate must exceed 0.3 V/ns for optimal jitter performance, and a 100 Ω external termination resistor is required.

Does the SI5338F-B04385-GM support PCIe Gen 4 Separate Reference No Spread (SRNS) mode?

Yes, the SI5338F-B04385-GM is explicitly validated for PCIe Gen 4 SRNS operation with 0.11–0.32 ps RMS jitter (typical 0.11 ps) when configured with 2–5 MHz PLL bandwidth and 10 MHz CDR. This compliance is confirmed in Table 12 of the Skyworks Rev. 1.6 datasheet and verified using the Skyworks PCIe Clock Jitter Tool.

Can the SI5338F-B04385-GM generate four different output frequencies simultaneously?

Yes, the SI5338F-B04385-GM synthesizes four independent output frequencies simultaneously using its four dedicated MultiSynth™ dividers. Each output (CLK0–CLK3) can be set to any frequency within its supported range (e.g., 100 MHz, 125 MHz, 156.25 MHz, 312.5 MHz), with zero ppm error and independent format/voltage configuration-enabling full replacement of four discrete oscillators.

What output voltage options are available per channel on the SI5338F-B04385-GM?

The SI5338F-B04385-GM provides independent output buffer supply pins (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows mixed-signal systems to drive LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) loads from a single device without level shifters-reducing BOM count and signal integrity risk.

How is the SI5338F-B04385-GM programmed, and is external non-volatile memory required?

The SI5338F-B04385-GM is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software, which generates configuration files and supports in-system programming. It contains on-chip one-time-programmable (OTP) NVM, so no external EEPROM or flash is needed for factory-programmed devices. Default configuration is stored in OTP and loaded automatically at power-up.

SI5338F-B04385-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338F-B04385-GM FAQ

1.How can I place an order for SI5338F-B04385-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338F-B04385-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338F-B04385-GM reliable?

The price and inventory of SI5338F-B04385-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338F-B04385-GM is usually 5 days.

3.What payment methods are accepted for SI5338F-B04385-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338F-B04385-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338F-B04385-GM?

SI5338F-B04385-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338F-B04385-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338F-B04385-GM?

For technical support, including SI5338F-B04385-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338F-B04385-GM requirements.

6.How does Aetrix verify that SI5338F-B04385-GM is sourced from the original manufacturer or authorized distributors?

All SI5338F-B04385-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338F-B04385-GM meets industry standards.

7.What is the process for return or replacement of SI5338F-B04385-GM?

All SI5338F-B04385-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338F-B04385-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338F-B04385-GM part is unused and in its original packaging.

Return procedure for SI5338F-B04385-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…