Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338G-B04256-GMR

Name: SI5338G-B04256-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338G-B04256-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338G-B04256-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338G-B04256-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,718

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338G-B04256-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and configurable LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338G-B04256-GMR datasheet, SI5338G-B04256-GMR pinout, SI5338G-B04256-GMR application, or SI5338G-B04256-GMR equivalent, key selection criteria include PCIe Gen 4 common-clock jitter performance (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), 24-pin 4×4 mm QFN package, and I²C/SMBus programmability with ClockBuilder Pro support.

Technical Context

The SI5338G-B04256-GMR implements a two-stage PLL architecture: a high-stability reference PLL (Stage 1) locks to an external crystal (8–30 MHz) or clock input (5–710 MHz), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output. Each synthesizer supports integer or fractional mode operation with <20 ps phase step resolution and 1 ppm frequency increment/decrement capability.

Its output stage provides full format and voltage configurability per driver: LVPECL (0.16–710 MHz), LVDS (0.16–350 MHz), HCSL (0.16–250 MHz), CMOS (0.16–200 MHz), SSTL/HSTL (0.16–350 MHz), with independent VDDO supply pins enabling mixed-voltage system clocking. Spread spectrum modulation (0.5–5.0% spread, 33–63 kHz rate) is available on any output.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four differential clock outputs (CLK0A/B through CLK3A/B); supports up to eight single-ended or mixed configurations
Frequency range	0.16–710 MHz per output; supports simultaneous Fvco/4 and Fvco/6 above 350 MHz
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common-clock and SRNS requirements
Input reference	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz)
Supply voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V per VDDOx pin
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 °C to +85 °C ambient; qualified for industrial and telecom line card environments

Pinout & Package

SI5338G-B04256-GMR uses a 24-lead, 4 × 4 mm QFN package with exposed thermal pad (pin 24 = GND). Pin assignments are fixed across Si5338 family variants per Skyworks Rev. 1.6 datasheet Figure 1 (Top View).

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential clock inputs	Accept AC-coupled 5–710 MHz differential references; require external 100 Ω termination
IN3/IN4	Single-ended clock inputs	Support DC-coupled CMOS/SSTL/HSTL inputs (5–350 MHz); slew rate >1 V/ns recommended
CLK0A/CLK0B – CLK3A/CLK3B	Differential clock outputs	Four independent pairs; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx supply
VDDO0–VDDO3	Output buffer supplies	Enable per-output voltage setting (1.5/1.8/2.5/3.3 V); decoupling required per output domain
VDD	Core supply	Single 1.8/2.5/3.3 V core rail; PSRR optimized for low-noise clock generation
SCL/SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable true zero-ppm accuracy on all outputs without external crystals
PCIe Gen 4 compliance	Meets Common Clock and SRNS jitter specs (0.15–0.45 ps RMS) at 100 MHz HCSL output
Per-output voltage control	Each of four VDDO pins supports 1.5/1.8/2.5/3.3 V, enabling direct interfacing with mixed-voltage FPGAs and processors
Glitchless frequency tuning	Independent ±1 ppm frequency increment/decrement via pin or I²C, with sub-ns update latency
Programmable phase offset	±45 ns initial phase adjustment per output with <20 ps step resolution for skew management
Spread spectrum support	Configurable SSC on any output (0.5–5.0% spread, 33–63 kHz rate) to reduce EMI in dense PCB layouts

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched phase alignment. Use Value: Eliminates four discrete oscillators while meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS) and enabling per-port frequency margining.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 10GbE/25GbE PHYs and packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates from a single 25 MHz crystal reference. Use Value: Reduces BOM count and layout area versus multiple fixed-frequency oscillators; supports dynamic rate adaptation via I²C.
Broadcast Video Synchronization	FPGA-Based Video Processing
Use Scenario: Delivering genlock-accurate 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks to SDI transmitters and video encoders in broadcast production equipment. IC Role / Device Role / Timing Role: Precision clock generator with <20 ps phase step resolution for frame-accurate multi-channel synchronization. Use Value: Enables sub-pixel timing alignment across multiple video paths without external delay lines or manual trimming.	Use Scenario: Supplying 100 MHz system clock, 200 MHz DDR4 memory clock, and 400 MHz transceiver reference to Xilinx Kintex Ultrascale+ FPGA in real-time video analytics hardware. IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed signal formats (LVDS for memory, HCSL for GTY transceivers, CMOS for logic). Use Value: Single-chip solution eliminates level translators and reduces power vs. discrete buffer + oscillator combinations.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched phase alignment.

Use Value: Eliminates four discrete oscillators while meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS) and enabling per-port frequency margining.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 10GbE/25GbE PHYs and packet processors in carrier-grade Ethernet switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates from a single 25 MHz crystal reference.

Use Value: Reduces BOM count and layout area versus multiple fixed-frequency oscillators; supports dynamic rate adaptation via I²C.

Broadcast Video Synchronization

FPGA-Based Video Processing

Use Scenario: Delivering genlock-accurate 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks to SDI transmitters and video encoders in broadcast production equipment.

IC Role / Device Role / Timing Role: Precision clock generator with <20 ps phase step resolution for frame-accurate multi-channel synchronization.

Use Value: Enables sub-pixel timing alignment across multiple video paths without external delay lines or manual trimming.

Use Scenario: Supplying 100 MHz system clock, 200 MHz DDR4 memory clock, and 400 MHz transceiver reference to Xilinx Kintex Ultrascale+ FPGA in real-time video analytics hardware.

IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed signal formats (LVDS for memory, HCSL for GTY transceivers, CMOS for logic).

Use Value: Single-chip solution eliminates level translators and reduces power vs. discrete buffer + oscillator combinations.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06989-GM	Higher integration: includes integrated crystal; lower jitter (0.35 ps RMS); supports up to 10 outputs	Targeted at space-constrained designs requiring ultra-low jitter and crystal integration; not pin-compatible	Select when crystal integration and sub-0.4 ps jitter are mandatory; requires board redesign due to 32-QFN package and different pinout
ICS8430I-01T	Fixed-frequency quad LVDS generator; no I²C programming; 1.2 ps RMS jitter; 3.3 V only	Limited to pre-defined frequencies (e.g., 100/125/156.25 MHz); no spread spectrum or phase adjustment	Choose for cost-sensitive, static-clock applications where programmability and jitter headroom are not required

Compared with Si5332A-D06989-GM and ICS8430I-01T, the SI5338G-B04256-GMR offers optimal balance of field-programmability, PCIe Gen 4 compliance, and mixed-signal flexibility-enabling one-time configuration for diverse systems without hardware changes.

Availability

SI5338G-B04256-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and broadcast video synchronization requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338G-B04256-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, and broadcast video-where precise frequency synthesis and flexible output formatting are critical.

FAQ

What is the maximum output frequency supported by SI5338G-B04256-GMR?

The SI5338G-B04256-GMR supports up to 710 MHz on LVPECL and CML outputs, 350 MHz on LVDS and SSTL/HSTL, and 250 MHz on HCSL. Two outputs may simultaneously exceed 350 MHz only at Fvco/4 and Fvco/6 frequencies, as specified in Skyworks Rev. 1.6 datasheet Table 6.

Does SI5338G-B04256-GMR support PCIe Gen 4 Separate Reference No Spread (SRNS) compliance?

Yes, SI5338G-B04256-GMR meets PCIe Gen 4 SRNS requirements with ≤0.32 ps RMS jitter (typical) when configured with PLL bandwidth of 2–4 MHz and CDR set to 10 MHz, as validated in Skyworks Table 12 and AN562 application note.

How is the SI5338G-B04256-GMR programmed, and what software is required?

The SI5338G-B04256-GMR is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software, which generates configuration files and supports real-time register updates. No external programmer is needed-only a USB-to-I²C adapter and the free ClockBuilder Pro tool from skyworksinc.com.

Can SI5338G-B04256-GMR generate different output formats simultaneously?

Yes, SI5338G-B04256-GMR supports mixed output formats: for example, CLK0A/B as LVDS (156.25 MHz), CLK1A/B as HCSL (100 MHz), CLK2A/B as CMOS (50 MHz), and CLK3A/B as SSTL (200 MHz)-each with independent VDDO supply and voltage setting.

What is the thermal performance of SI5338G-B04256-GMR in continuous operation?

SI5338G-B04256-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions. With proper PCB copper pour under the exposed thermal pad and typical 45 mA core current, junction temperature remains within specification across –40 °C to +85 °C ambient.

SI5338G-B04256-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338G-B04256-GMR FAQ

1.How can I place an order for SI5338G-B04256-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338G-B04256-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338G-B04256-GMR reliable?

The price and inventory of SI5338G-B04256-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338G-B04256-GMR is usually 5 days.

3.What payment methods are accepted for SI5338G-B04256-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338G-B04256-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338G-B04256-GMR?

SI5338G-B04256-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338G-B04256-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338G-B04256-GMR?

For technical support, including SI5338G-B04256-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338G-B04256-GMR requirements.

6.How does Aetrix verify that SI5338G-B04256-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338G-B04256-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338G-B04256-GMR meets industry standards.

7.What is the process for return or replacement of SI5338G-B04256-GMR?

All SI5338G-B04256-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338G-B04256-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338G-B04256-GMR part is unused and in its original packaging.

Return procedure for SI5338G-B04256-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…