Skyworks Solutions Inc. SI5338H-B04836-GM
- Part No.:
- SI5338H-B04836-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338H-B04836-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,063
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338H-B04836-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz), supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, achieves 0.7 ps RMS phase jitter (typ), and operates from 1.8/2.5/3.3 V core supply in PCIe Gen 1–4 timing-critical applications.
For engineers reviewing the SI5338H-B04836-GM datasheet, SI5338H-B04836-GM pinout, SI5338H-B04836-GM application, or SI5338H-B04836-GM equivalent, key selection criteria include PCIe SRNS compliance, independent per-output voltage control (1.5–3.3 V), programmable phase/frequency adjustment (±45 ns / 1 ppm steps), and 24-pin 4×4 mm QFN package compatibility with high-density FPGA/ASIC clocking layouts.
Technical Context
The SI5338H-B04836-GM implements a two-stage PLL architecture: a high-stability input stage locking to external crystal (8–30 MHz) or differential/CMOS references (5–710 MHz), followed by four independent MultiSynth™ fractional-N synthesizers. Each output path includes configurable divider chains (R/M/N/P), enabling zero-ppm accuracy across all four clocks without shared dividers.
Its output stage provides per-driver voltage selection (1.5/1.8/2.5/3.3 V), format flexibility (LVPECL up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz), and hardware-controlled features including loss-of-lock/loss-of-signal alarms, spread-spectrum modulation (0.5–5.0% at 33–63 kHz), and glitchless frequency increment/decrement via dedicated pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential outputs (CLK0A/B through CLK3A/B); supports mixed differential + single-ended configurations |
| Frequency range | 0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3/4 SRNS and GbE jitter requirements |
| Supply voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.4–3.63 V per driver |
| Input reference support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient; qualified for industrial and telecom line card environments |
Pinout & Package
The SI5338H-B04836-GM uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin 1 is top-left corner (IN1), pin 24 is bottom-right (GND). All power and ground pins are distributed for low-noise operation and thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential clock inputs | Accept AC-coupled LVDS/LVPECL/CML references up to 710 MHz; internal 100 Ω termination enabled |
| IN3, IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL signals (5–350 MHz); VIH/VIL referenced to local VDD |
| CLK0A–CLK3B | Differential clock outputs | Four independent pairs; each configurable as LVPECL/LVDS/HCSL/CML with per-output VDDO |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V rails per output pair; enables mixed-voltage clock distribution |
| VDD | Core supply | Single 1.8/2.5/3.3 V rail powering PLL, logic, and memory; PSRR optimized for noisy systems |
| SCL, SDA | I²C interface | SMBus-compatible serial bus (up to 400 kHz); used for configuration, status readback, and runtime tuning |
| INTR | Interrupt output | Open-drain alarm signal indicating loss-of-lock, loss-of-signal, or NVM error |
| OEB, PINC, FINC | Hardware control | Enable/disable outputs (OEB); pin-triggered frequency/phase step (PINC/FINC) for real-time adjustment |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enable true zero-ppm frequency accuracy on all outputs simultaneously |
| PCIe Gen 3/4 SRNS compliance | 0.11–0.45 ps RMS jitter (10 kHz–50 MHz) meets separate-reference no-spread requirements for Gen 3 and common-clock Gen 4 |
| Per-output voltage & format control | Each of four output drivers supports independent VDDO (1.5/1.8/2.5/3.3 V) and signal format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) |
| Glitchless frequency stepping | PIN/FIN control pins allow 1 ppm frequency increments/decrements without output interruption or phase discontinuity |
| Programmable phase offset | ±45 ns fine phase adjustment per output with <20 ps step resolution for skew compensation in multi-lane interfaces |
| Spread-spectrum modulation | Configurable SSC on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate, selectable center/down-spread |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric module. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter 100 MHz HCSL clocks meeting PCIe Gen 4 common-clock jitter spec (≤0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators; enables precise inter-lane skew control via per-output phase adjustment to meet SerDes eye-opening requirements. | Use Scenario: Generating 125 MHz and 156.25 MHz clocks for 10GbE/25GbE PHYs and packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant frequencies with zero ppm error on differential LVDS outputs. Use Value: Supports multi-rate PHY operation from single device; independent VDDO per output allows 1.8 V PHYs and 2.5 V processors to share same timing IC. |
| Broadcast Video Sync | FPGA-Based Video Processing |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) reference clocks and frame-sync signals to video encoder/decoder SoCs in broadcast production equipment. IC Role / Device Role / Timing Role: High-stability clock generator synthesizing 270 MHz, 540 MHz, and 720 MHz outputs from a single 27 MHz crystal reference. Use Value: Achieves <10 ps pk-pk period jitter required for uncompressed 4K/8K video transport; spread-spectrum capability reduces EMI in RF-sensitive studio environments. | Use Scenario: Supplying multiple clock domains (e.g., 100 MHz system, 200 MHz DDR, 300 MHz transceiver) to Xilinx Versal or Intel Agilex FPGAs in real-time video analytics platforms. IC Role / Device Role / Timing Role: Configurable quad clock source with independent format/voltage per output driving FPGA banks with mixed I/O standards. Use Value: Reduces board space vs. discrete buffers; eliminates external level shifters via per-output VDDO and format selection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06989-GM | Higher integration: integrated crystal option, lower jitter (0.35 ps RMS), supports up to 12 outputs with dual-loop architecture | Targeted at ultra-low-jitter 5G infrastructure and optical transport where sub-0.5 ps RMS is mandatory | Select when absolute lowest jitter and crystal integration are required; higher cost and larger footprint than SI5338H-B04836-GM |
| ICS8430I-01LG | Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 3.3 V only; no spread spectrum or phase adjust | Suitable for legacy systems requiring simple, unprogrammable clock fanout without frequency agility | Choose for cost-sensitive, static-clock applications where programmability and advanced features are unnecessary |
Compared with Si5332A-D06989-GM and ICS8430I-01LG, the SI5338H-B04836-GM balances programmability, jitter performance, and footprint-offering full I²C configurability and PCIe Gen 4 readiness in a compact 4×4 mm QFN, while avoiding the premium cost and complexity of higher-tier timing ICs.
Availability
SI5338H-B04836-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, broadcast video sync, and FPGA-based video processing requiring stable component supply and long-term industrial availability.
Supply support for SI5338H-B04836-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.
The Si5338 family is designed for high-performance, multi-output clock generation in datacenter, telecom, and broadcast systems where flexible frequency synthesis, low jitter, and small footprint are critical.
FAQ
What is the maximum output frequency supported by the SI5338H-B04836-GM in LVPECL format?
The SI5338H-B04836-GM supports LVPECL outputs up to 710 MHz. This is confirmed in Table 6 of the datasheet under "Output Clocks (Differential)" for LVPECL/LVDS/CML. Operation above 350 MHz requires use of Fvco/4 or Fvco/6 synthesis paths, and only two unique frequencies >350 MHz may be active simultaneously.
Does the SI5338H-B04836-GM support PCIe Gen 4 Common Clock compliance?
Yes, the SI5338H-B04836-GM meets PCIe Gen 4 Common Clock jitter requirements with ≤0.45 ps RMS (10 kHz–50 MHz), as specified in Table 12. It also satisfies PCIe Gen 3 Separate Reference No Spread (SRNS) at ≤0.32 ps RMS, making it suitable for both legacy and next-generation server and accelerator timing.
Can the SI5338H-B04836-GM generate different output voltages on each of its four drivers?
Yes - the SI5338H-B04836-GM provides independent VDDO0 through VDDO3 pins, allowing each output pair to be powered at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables mixed-voltage clock distribution to diverse loads (e.g., 1.8 V SerDes, 2.5 V processors, 3.3 V legacy peripherals) without external level shifters.
How is the SI5338H-B04836-GM programmed, and is ClockBuilder Pro required?
The SI5338H-B04836-GM is programmed via its I²C/SMBus interface (SCL/SDA pins). While ClockBuilder Pro software simplifies configuration and validation, direct register writes are fully supported. The device includes factory-programmed OTP NVM, so configuration persists after power cycle without external memory.
What is the thermal performance of the SI5338H-B04836-GM in continuous operation?
The SI5338H-B04836-GM has a junction-to-ambient thermal resistance (θJA) of 37 °C/W in still air, and junction-to-case (θJC) of 10 °C/W. With typical core current of 45 mA at 100 MHz outputs, power dissipation remains low (~150 mW), enabling reliable operation in sealed industrial enclosures without forced airflow.
SI5338H-B04836-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338H-B04836-GM FAQ
1.How can I place an order for SI5338H-B04836-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338H-B04836-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338H-B04836-GM reliable?
The price and inventory of SI5338H-B04836-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338H-B04836-GM is usually 5 days.
3.What payment methods are accepted for SI5338H-B04836-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338H-B04836-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338H-B04836-GM?
SI5338H-B04836-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338H-B04836-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338H-B04836-GM?
For technical support, including SI5338H-B04836-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338H-B04836-GM requirements.
6.How does Aetrix verify that SI5338H-B04836-GM is sourced from the original manufacturer or authorized distributors?
All SI5338H-B04836-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338H-B04836-GM meets industry standards.
7.What is the process for return or replacement of SI5338H-B04836-GM?
All SI5338H-B04836-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338H-B04836-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338H-B04836-GM part is unused and in its original packaging.
Return procedure for SI5338H-B04836-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338H-B04836-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

