Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338J-B04982-GM

Name: SI5338J-B04982-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338J-B04982-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338J-B04982-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338J-B04982-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,656

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338J-B04982-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA clock trees.

For engineers reviewing the SI5338J-B04982-GM datasheet, SI5338J-B04982-GM pinout, SI5338J-B04982-GM application, or SI5338J-B04982-GM equivalent, key selection considerations include its MultiSynth™ fractional-N synthesis architecture, independent output voltage per driver (1.5/1.8/2.5/3.3 V), 0 ppm frequency accuracy on all outputs, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats up to 710 MHz.

Technical Context

The SI5338J-B04982-GM implements a two-stage PLL architecture: a high-performance integer-N Phase-Locked Loop (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating each output. Each MultiSynth supports programmable initial phase offset (±45 ns), 20 ps step resolution for phase increment/decrement, and glitchless frequency adjustment in 1 ppm steps.

Output drivers are fully decoupled-each supports independent signal format, supply voltage (VDDOx), termination, and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate). The device operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw and integrates OTP NVM for factory or field programming via I²C/SMBus.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 4 common clock jitter requirement (≤0.45 ps RMS) when configured per spec
Output Frequency Range	0.16–710 MHz - supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Support	8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, 5–710 MHz differential - enables flexible system clock sourcing
Output Driver Flexibility	Up to 4 differential + 8 single-ended clocks or mixed configuration - eliminates need for external fanout buffers in multi-domain systems
Supply Voltage	Core: 1.8/2.5/3.3 V ±10%; Output buffers: 1.4–3.63 V independently per channel - simplifies power domain partitioning
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments without derating
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch - compatible with standard reflow profiles and high-density PCB layouts

Pinout & Package

SI5338J-B04982-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments follow Skyworks' standardized Si5338 pinout: dual differential inputs (IN1/IN2, IN5/IN6), two single-ended inputs (IN3, IN4), four differential output pairs (CLK0A/B through CLK3A/B), six VDDOx supplies (VDDO0–VDDO3), core VDD, I²C interface (SCL/SDA), interrupt (INTR), and reserved ground (RSVD_GND).

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential reference inputs	Accept AC-coupled 5–710 MHz differential clocks; require external 100 Ω termination
IN3/IN4	Single-ended reference inputs	Support 5–200 MHz CMOS-level clocks; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A/B–CLK3A/B	Differential clock outputs	Each pair supports LVPECL/LVDS/HCSL/CML; individually configurable format and VDDO
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V per output group - enables mixed-voltage signaling on same device
SCL/SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro configuration and runtime tuning
INTR	Interrupt output	Open-drain status flag for loss-of-lock and loss-of-signal alarms

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers deliver true zero-ppm frequency accuracy on all outputs simultaneously
PCIe Gen 3 SRNS compliance	Meets <0.32 ps RMS jitter requirement under separate reference no-spread conditions with 2–5 MHz PLL bandwidth
Independent phase control	Programmable initial phase offset (±45 ns) and 20 ps resolution phase increment/decrement per output
Flexible spread spectrum	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate - reduces EMI without affecting timing margin
External feedback mode	Enables zero-delay operation for clock forwarding applications with precise input-to-output alignment
Loss-of-signal detection	2.6–5 µs response time on all input pins - enables fast failover in redundant clock architectures

Applications

PCIe Gen 4 Root Complex	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and upstream ports in a server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per lane group. Use Value: Meets PCIe Gen 4 common clock TJ spec (<33.6 ps pk-pk) and SRNS jitter limit (≤0.32 ps RMS) while eliminating four discrete XO placements and associated layout complexity.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in a modular switch fabric. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact Ethernet-standard frequencies with zero ppm error and sub-1 ps RMS jitter. Use Value: Enables single-device clock tree for mixed-speed Ethernet interfaces, reducing BOM count and eliminating inter-clock skew between data paths.
FPGA-Based Video Processing	Telecom Line Card Synchronization
Use Scenario: Supplying pixel clock (148.5 MHz), DDR memory clock (400 MHz), and transceiver reference (322.265625 MHz) to a broadcast video processing FPGA. IC Role / Device Role / Timing Role: Programmable quad clock generator with independent output voltage control (1.8 V for DDR, 2.5 V for LVDS video, 3.3 V for transceiver ref). Use Value: Eliminates need for multiple fixed-frequency oscillators and level translators; supports dynamic reconfiguration via I²C during mode changes.	Use Scenario: Distributing stratum-3 compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks across SONET/SDH, OTN, and PON subsystems in a carrier-grade line card. IC Role / Device Role / Timing Role: High-stability clock generator with OC-12-compliant jitter (≤1 ps RMS) and robust loss-of-signal monitoring. Use Value: Replaces legacy clock ICs requiring external VCXOs; maintains holdover stability during reference switching with deterministic alarm timing.

PCIe Gen 4 Root Complex

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and upstream ports in a server motherboard.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per lane group.

Use Value: Meets PCIe Gen 4 common clock TJ spec (<33.6 ps pk-pk) and SRNS jitter limit (≤0.32 ps RMS) while eliminating four discrete XO placements and associated layout complexity.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in a modular switch fabric.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact Ethernet-standard frequencies with zero ppm error and sub-1 ps RMS jitter.

Use Value: Enables single-device clock tree for mixed-speed Ethernet interfaces, reducing BOM count and eliminating inter-clock skew between data paths.

FPGA-Based Video Processing

Telecom Line Card Synchronization

Use Scenario: Supplying pixel clock (148.5 MHz), DDR memory clock (400 MHz), and transceiver reference (322.265625 MHz) to a broadcast video processing FPGA.

IC Role / Device Role / Timing Role: Programmable quad clock generator with independent output voltage control (1.8 V for DDR, 2.5 V for LVDS video, 3.3 V for transceiver ref).

Use Value: Eliminates need for multiple fixed-frequency oscillators and level translators; supports dynamic reconfiguration via I²C during mode changes.

Use Scenario: Distributing stratum-3 compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks across SONET/SDH, OTN, and PON subsystems in a carrier-grade line card.

IC Role / Device Role / Timing Role: High-stability clock generator with OC-12-compliant jitter (≤1 ps RMS) and robust loss-of-signal monitoring.

Use Value: Replaces legacy clock ICs requiring external VCXOs; maintains holdover stability during reference switching with deterministic alarm timing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332B-A05189-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), but only three outputs and no external crystal option	Better suited for space-constrained designs where crystal integration is acceptable and 4th output is not required	Select if board area is critical and system does not require >3 outputs or external crystal flexibility
ICS8430I-01T	Fixed-frequency, non-programmable; 4 LVDS outputs; 1.2 ps RMS jitter; requires external loop filter and VCO	Limited to pre-defined frequencies; no I²C tuning or phase control; higher design overhead for custom ratios	Select only for cost-sensitive, static-frequency applications where programmability is unnecessary

Compared with Si5332B-A05189-GM and ICS8430I-01T, the SI5338J-B04982-GM uniquely balances full I²C programmability, four independent outputs, external crystal support, and PCIe Gen 4 compliance - making it optimal for reconfigurable, multi-protocol timing in compute and networking platforms.

Availability

SI5338J-B04982-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 root complexes, Ethernet switch/router timing, and FPGA-based broadcast video processing requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338J-B04982-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and telecom standards - designed to replace multiple discrete oscillators with a single programmable IC.

FAQ

What is the primary function of the SI5338J-B04982-GM in a timing architecture?

The SI5338J-B04982-GM serves as an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. Its MultiSynth™ architecture enables true zero-ppm frequency accuracy on all outputs, making it ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and FPGA-based systems. SI5338J-B04982-GM supports both differential and single-ended formats with independent voltage control per output bank.

Does the SI5338J-B04982-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338J-B04982-GM meets PCIe Gen 4 common clock jitter specifications with ≤0.45 ps RMS (10 kHz–50 MHz) when configured per Skyworks' recommended settings, including PLL bandwidth of 2–5 MHz and CDR = 10 MHz. It also complies with PCIe Gen 3 Separate Reference No Spread (SRNS) requirements at ≤0.32 ps RMS. SI5338J-B04982-GM has been validated using the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4.

Can the SI5338J-B04982-GM generate different output voltages on each channel?

Yes, the SI5338J-B04982-GM provides independent output buffer supplies (VDDO0–VDDO3), allowing each of its four output groups to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables mixed-signal environments - for example, driving 1.8 V LVDS SerDes, 2.5 V SSTL memory interfaces, and 3.3 V CMOS logic from a single SI5338J-B04982-GM device without external level shifters.

How is the SI5338J-B04982-GM programmed and configured?

The SI5338J-B04982-GM is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software, which generates register maps and configuration files based on user-defined frequency, format, and jitter requirements. Configuration can be stored in on-chip OTP memory for autonomous startup, or loaded dynamically at runtime. SI5338J-B04982-GM supports pin-controlled frequency/phase adjustments without host intervention.

What package type and thermal characteristics does the SI5338J-B04982-GM have?

The SI5338J-B04982-GM uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 to +85 °C ambient. The package is RoHS-compliant and compatible with standard lead-free reflow profiles. SI5338J-B04982-GM's 45 mA typical core current minimizes self-heating in dense layouts.

SI5338J-B04982-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338J-B04982-GM FAQ

1.How can I place an order for SI5338J-B04982-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338J-B04982-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338J-B04982-GM reliable?

The price and inventory of SI5338J-B04982-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338J-B04982-GM is usually 5 days.

3.What payment methods are accepted for SI5338J-B04982-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338J-B04982-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338J-B04982-GM?

SI5338J-B04982-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338J-B04982-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338J-B04982-GM?

For technical support, including SI5338J-B04982-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338J-B04982-GM requirements.

6.How does Aetrix verify that SI5338J-B04982-GM is sourced from the original manufacturer or authorized distributors?

All SI5338J-B04982-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338J-B04982-GM meets industry standards.

7.What is the process for return or replacement of SI5338J-B04982-GM?

All SI5338J-B04982-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338J-B04982-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338J-B04982-GM part is unused and in its original packaging.

Return procedure for SI5338J-B04982-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…