Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338J-B04982-GMR

Name: SI5338J-B04982-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338J-B04982-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338J-B04982-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338J-B04982-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,087

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338J-B04982-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in FPGA/processor clocking, PCIe interconnects, and broadcast timing systems.

For engineers reviewing the SI5338J-B04982-GMR datasheet, SI5338J-B04982-GMR pinout, SI5338J-B04982-GMR application, or SI5338J-B04982-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package compatibility with high-density PCB layouts.

Technical Context

The SI5338J-B04982-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Its input flexibility supports external crystals (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential clocks (5–710 MHz).

Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent voltage rails (VDDO0–VDDO3), programmable phase offset (±45 ns, <20 ps step), and glitchless frequency increment/decrement (1 ppm steps). Loss-of-lock and loss-of-signal alarms provide real-time status monitoring via the INTR pin.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 4 common clock jitter requirements (≤0.45 ps RMS) under typical conditions
Output Frequency Range	0.16–710 MHz - covers Ethernet (125/156.25 MHz), PCIe (100 MHz), Fibre Channel (1.0625 GHz ÷ 2 = 531.25 MHz), and broadcast video (27/74.25 MHz)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), differential (5–710 MHz) - enables direct replacement of multiple discrete oscillators
Supply Voltages	VDD = 1.8/2.5/3.3 V; VDDOx = 1.4–3.63 V - allows mixed-voltage system integration without level shifters
Package	24-pin QFN, 4 × 4 mm - footprint-compatible with industry-standard clock IC layouts and reflow profiles
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments
Power Consumption	45 mA core current typ at 100 MHz on all outputs - enables low-power designs without sacrificing performance

Pinout & Package

SI5338J-B04982-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments follow Skyworks' standard Si5338 pinout, including six input pins (IN1–IN6), eight clock output terminals (CLK0A/B through CLK3A/B), four VDDO supply pins, dual VDD core supplies, I²C interface (SCL/SDA), interrupt output (INTR), and reserved ground (RSVD_GND).

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential input pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3/IN4	Single-ended CMOS inputs	Support 5–200 MHz DC-coupled clocks; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A/CLK0B – CLK3A/CLK3B	Differential clock outputs	Configurable as LVPECL/LVDS/HCSL/CML; each pair shares one VDDO rail
VDDO0–VDDO3	Output buffer supply pins	Enable independent voltage setting per output bank (1.5/1.8/2.5/3.3 V)
SCL/SDA	I²C serial interface	SMBus-compatible; supports standard/fast-mode (100/400 kHz); no pull-ups required internally
INTR	Open-drain interrupt output	Asserts low on loss-of-lock or loss-of-signal; requires external 1 kΩ pull-up

Key Features

Feature	Design Value
Any-frequency synthesis per output	Four independent MultiSynth™ engines deliver true zero-ppm accuracy across 0.16–710 MHz without external VCXOs
PCIe Gen 4 Common Clock compliance	0.15–0.45 ps RMS jitter (10 kHz–50 MHz) meets PCIe Base Spec 4.0 rev 0.5 timing budgets
Independent phase adjustment	±45 ns range with <20 ps resolution enables precise skew alignment between processor, memory, and SerDes clocks
Spread-spectrum modulation	Configurable 0.5–5.0% down-spread at 33–63 kHz reduces EMI peak emissions in dense PCB layouts
Glitchless frequency tuning	1 ppm incremental/decremental steps via PINC/FDEC pins allow real-time clock rate adaptation without output interruption
External feedback mode	Supports zero-delay operation for clock distribution networks requiring matched input-to-output propagation delay

Applications

PCIe Gen 4 Interconnect	Ethernet Switch Timing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and root complexes in a server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per lane group. Use Value: Meets PCIe Gen 4 common clock TJ spec (<33.6 ps pk-pk) while enabling EMI reduction via per-output spread-spectrum tuning.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, MACs, and packet buffers in a Layer 3 switch ASIC. IC Role / Device Role / Timing Role: Replacing three discrete oscillators with a single programmable device supporting mixed output formats (LVDS for PHYs, CMOS for buffers). Use Value: Reduces BOM count and layout area while maintaining sub-1 ps RMS jitter required for IEEE 802.3bj KR4 compliance.
Broadcast Video Synchronization	FPGA-Based Video Processing
Use Scenario: Delivering genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks to SDI transmitters, frame synchronizers, and audio embedders in a 4K production router. IC Role / Device Role / Timing Role: High-precision clock synthesizer with programmable phase offset to align video pixel clocks across distributed modules. Use Value: Achieves <10 ps cycle-cycle jitter and ±45 ns phase adjustability-critical for SMPTE ST 2082-1 12G-SDI eye diagram integrity.	Use Scenario: Supplying multi-domain clocks (e.g., 100 MHz logic, 250 MHz DDR4 PHY, 500 MHz transceiver) to a Xilinx Versal ACAP in a real-time video analytics platform. IC Role / Device Role / Timing Role: Configurable quad clock generator with independent VDDO rails enabling mixed-voltage FPGA clock domains. Use Value: Eliminates need for external level shifters and discrete buffers while supporting simultaneous LVDS (for memory), HCSL (for GTY), and CMOS (for logic) outputs.

PCIe Gen 4 Interconnect

Ethernet Switch Timing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and root complexes in a server backplane.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per lane group.

Use Value: Meets PCIe Gen 4 common clock TJ spec (<33.6 ps pk-pk) while enabling EMI reduction via per-output spread-spectrum tuning.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, MACs, and packet buffers in a Layer 3 switch ASIC.

IC Role / Device Role / Timing Role: Replacing three discrete oscillators with a single programmable device supporting mixed output formats (LVDS for PHYs, CMOS for buffers).

Use Value: Reduces BOM count and layout area while maintaining sub-1 ps RMS jitter required for IEEE 802.3bj KR4 compliance.

Broadcast Video Synchronization

FPGA-Based Video Processing

Use Scenario: Delivering genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks to SDI transmitters, frame synchronizers, and audio embedders in a 4K production router.

IC Role / Device Role / Timing Role: High-precision clock synthesizer with programmable phase offset to align video pixel clocks across distributed modules.

Use Value: Achieves <10 ps cycle-cycle jitter and ±45 ns phase adjustability-critical for SMPTE ST 2082-1 12G-SDI eye diagram integrity.

Use Scenario: Supplying multi-domain clocks (e.g., 100 MHz logic, 250 MHz DDR4 PHY, 500 MHz transceiver) to a Xilinx Versal ACAP in a real-time video analytics platform.

IC Role / Device Role / Timing Role: Configurable quad clock generator with independent VDDO rails enabling mixed-voltage FPGA clock domains.

Use Value: Eliminates need for external level shifters and discrete buffers while supporting simultaneous LVDS (for memory), HCSL (for GTY), and CMOS (for logic) outputs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05889-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), but fixed 4-output configuration with no pin-selectable variants	Targeted at space-constrained designs where crystal omission simplifies layout; not field-programmable post-solder	Select when crystal integration and ultra-low jitter outweigh need for I²C runtime reconfiguration
ICS853S01AGI-01LFT	Non-programmable, fixed-frequency (100/125/156.25 MHz), LVDS-only outputs, higher jitter (1.2 ps RMS), no spread spectrum	Used in cost-sensitive, static-clocking applications like legacy Ethernet switches with unchanging frequency plans	Select only for simple, low-cost buffer applications where frequency flexibility and jitter headroom are not required

Compared with SI5338J-B04982-GMR, Si5332A-D05889-GM offers superior jitter and integrated timing but sacrifices field programmability, while ICS853S01AGI-01LFT provides lower unit cost at the expense of configurability, jitter margin, and EMI control-making SI5338J-B04982-GMR optimal for dynamic, multi-standard systems.

Availability

SI5338J-B04982-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 interconnects, Ethernet switching infrastructure, and broadcast video synchronization requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338J-B04982-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and precision clock design expertise.

The Si5338 family was engineered for high-performance, software-defined clock generation in datacenter, telecom, and broadcast systems-enabling consolidation of multiple oscillators into a single, field-programmable, low-jitter timing source.

FAQ

What is the primary function of the SI5338J-B04982-GMR in a PCIe Gen 4 system?

The SI5338J-B04982-GMR serves as a quad-output common clock generator delivering four synchronized, low-jitter 100 MHz reference clocks to PCIe Gen 4 root complexes and endpoints. Its 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) meets PCIe Base Spec 4.0 requirements, and its independent spread-spectrum control per output helps reduce EMI in high-speed backplanes. SI5338J-B04982-GMR eliminates the need for multiple discrete oscillators while maintaining strict phase alignment across lanes.

Does the SI5338J-B04982-GMR support crystal-less operation?

No, the SI5338J-B04982-GMR requires an external timing reference: either an 8–30 MHz crystal connected to IN1/IN2 or a buffered clock signal (5–710 MHz) applied to any of its six input pins. It does not integrate an on-chip crystal resonator. SI5338J-B04982-GMR relies on this reference to lock its internal PLL and MultiSynth™ synthesizers; crystal-less operation is not supported.

Can the SI5338J-B04982-GMR generate different output formats simultaneously?

Yes, the SI5338J-B04982-GMR supports mixed output formats across its four differential output pairs: for example, CLK0A/B as LVDS (156.25 MHz), CLK1A/B as HCSL (100 MHz), CLK2A/B as LVPECL (125 MHz), and CLK3A/B as CMOS (50 MHz). Each output bank has its own VDDO rail (1.5/1.8/2.5/3.3 V), enabling concurrent LVDS, HCSL, LVPECL, and CMOS signaling without external level translation. SI5338J-B04982-GMR's configuration is stored in one-time-programmable (OTP) memory.

How is the SI5338J-B04982-GMR programmed in-system?

The SI5338J-B04982-GMR is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins), supporting standard and fast-mode speeds (100/400 kHz). Configuration is performed using Skyworks' ClockBuilder Pro software, which generates custom register maps and .hex files. SI5338J-B04982-GMR also supports pin-controlled frequency increment/decrement (PINC/FDEC) and phase adjust (PDEC) for real-time tuning without host intervention.

What thermal considerations apply to the SI5338J-B04982-GMR in continuous operation?

The SI5338J-B04982-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W in still air. At maximum core current (60 mA) and worst-case ambient (+85 °C), junction temperature remains below 125 °C with standard 2-layer PCB copper pour under the exposed pad. SI5338J-B04982-GMR requires proper thermal vias (≥6×0.3 mm) connecting the exposed pad to inner ground planes; derating is unnecessary within the –40 to +85 °C operating range when layout guidelines in Skyworks AN360 are followed.

SI5338J-B04982-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338J-B04982-GMR FAQ

1.How can I place an order for SI5338J-B04982-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338J-B04982-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338J-B04982-GMR reliable?

The price and inventory of SI5338J-B04982-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338J-B04982-GMR is usually 5 days.

3.What payment methods are accepted for SI5338J-B04982-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338J-B04982-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338J-B04982-GMR?

SI5338J-B04982-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338J-B04982-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338J-B04982-GMR?

For technical support, including SI5338J-B04982-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338J-B04982-GMR requirements.

6.How does Aetrix verify that SI5338J-B04982-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338J-B04982-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338J-B04982-GMR meets industry standards.

7.What is the process for return or replacement of SI5338J-B04982-GMR?

All SI5338J-B04982-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338J-B04982-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338J-B04982-GMR part is unused and in its original packaging.

Return procedure for SI5338J-B04982-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…