Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338K-B04912-GMR

Name: SI5338K-B04912-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338K-B04912-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338K-B04912-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338K-B04912-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,960

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338K-B04912-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338K-B04912-GMR datasheet, SI5338K-B04912-GMR pinout, SI5338K-B04912-GMR application, or SI5338K-B04912-GMR equivalent, key selection criteria include output format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), independent per-output voltage (1.5/1.8/2.5/3.3 V), any-frequency synthesis capability (0.16–710 MHz), and PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS).

Technical Context

The SI5338K-B04912-GMR integrates a dual-stage PLL architecture: a high-performance integer-N PLL for low-noise reference multiplication, followed by four independent MultiSynth™ fractional-N synthesis blocks enabling zero-ppm precision on each of four outputs. Its input stage supports eight reference sources - including external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) - with automatic loss-of-signal detection.

Each output driver features independent configuration for signal format, supply voltage, spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate), phase offset (±45 ns, <20 ps step), and frequency increment/decrement (1 ppm steps, glitchless). The device operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw and resides in a 4 × 4 mm, 24-pin QFN package.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS).
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz), SSTL/HSTL (≤350 MHz).
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz); includes LOS/LOL alarms.
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver.
Package & Pins	24-pin QFN, 4 × 4 mm; 4 differential clock outputs (CLK0A/B–CLK3A/B), 2 differential inputs (IN1/2, IN5/6), 2 single-ended inputs (IN3/4), I²C (SCL/SDA), INTR.
Temperature Range	–40 to +85 °C ambient; qualified for industrial and telecom line card deployment.
PCIe Compliance	Fully compliant with PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS; validated using Intel Clock Jitter Tool v1.6.4.

Pinout & Package

SI5338K-B04912-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family; this variant uses standard pinout without custom mapping.

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential Output Pair 0	Configurable as LVPECL/LVDS/HCSL/CML; supports 0.16–710 MHz (LVPECL/LVDS), 0.16–250 MHz (HCSL).
CLK1A / CLK1B	Differential Output Pair 1	Independent frequency, format, and voltage control; same range and format support as CLK0A/B.
CLK2A / CLK2B	Differential Output Pair 2	Supports spread-spectrum modulation and programmable phase offset (±45 ns, <20 ps resolution).
CLK3A / CLK3B	Differential Output Pair 3	Glitchless frequency increment/decrement via PINC/FINC pins; 1 ppm step size, real-time update.
IN1 / IN2	Differential Input 1	Accepts 5–710 MHz AC-coupled differential clock; internal 10 kΩ termination; supports loss-of-signal detection.
IN3 / IN4	Single-Ended Input	DC-coupled CMOS/SSTL/HSTL input (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD; 4 pF input capacitance.
SCL / SDA	I²C Interface	SMBus-compatible 2-wire serial bus (up to 400 kHz); used for full register configuration and status readback.
INTR	Interrupt Output	Open-drain active-low flag indicating loss-of-lock, loss-of-signal, or NVM programming completion.
VDD / VDDO0–VDDO3	Power Supplies	VDD: core supply (1.8/2.5/3.3 V); VDDOx: independent output buffer supplies (1.5/1.8/2.5/3.3 V per channel).

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent fractional-N synthesizers deliver true zero-ppm accuracy on all outputs, eliminating need for multiple crystals.
PCIe Gen 4 Common Clock Compliance	0.15–0.45 ps RMS jitter at 100 MHz HCSL output; validated per PCI-SIG Base Spec 4.0 rev 0.5 using Intel Clock Jitter Tool.
Flexible Output Configuration	Per-output selection among LVPECL, LVDS, HCSL, CML, CMOS, SSTL, or HSTL - with independent voltage (1.5–3.3 V) and drive strength.
Glitchless Frequency Tuning	Hardware-controlled PINC/FINC pins enable real-time, sub-ns phase-coherent frequency adjustment in 1 ppm increments.
Programmable Spread Spectrum	Configurable on any output: spread range 0.5–5.0%, modulation rate 33–63 kHz, reducing EMI in dense PCB layouts.
Low-Power Operation	45 mA typical core current at 100 MHz on all outputs; optimized PSRR enables stable operation with noisy system rails.

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched skew (<100 ps) and spread-spectrum support. Use Value: Eliminates four discrete oscillators; reduces board area by >60% and meets PCIe Gen 4 TJ < 33.6 ps pk-pk requirement.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE PHYs and packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates from a single 25 MHz crystal reference. Use Value: Enables single-reference design across multi-rate PHYs; avoids external dividers/multipliers and maintains <0.7 ps RMS jitter.
Broadcast Video Timing	Processor & FPGA Clocking
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz), audio sample clock (48 kHz), and genlock reference (10 MHz) in 4K/8K video production equipment. IC Role / Device Role / Timing Role: Multi-format clock source supporting simultaneous LVDS (video), CMOS (audio), and HCSL (genlock) outputs from one IC. Use Value: Replaces three separate clock ICs; ensures sub-20 ps inter-output phase alignment critical for frame synchronization.	Use Scenario: Supplying core, DDR, and peripheral clocks (e.g., 1 GHz CPU, 1600 MT/s DDR4, 48 MHz USB) to Xilinx Versal or Intel Agilex FPGAs in AI inference accelerators. IC Role / Device Role / Timing Role: Configurable quad generator providing independent, voltage-matched clocks with programmable phase offsets for timing closure. Use Value: Enables precise clock-tree tuning without external delay lines; supports dynamic frequency scaling via I²C during runtime.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched skew (<100 ps) and spread-spectrum support.

Use Value: Eliminates four discrete oscillators; reduces board area by >60% and meets PCIe Gen 4 TJ < 33.6 ps pk-pk requirement.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE PHYs and packet processors in carrier-grade Ethernet switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates from a single 25 MHz crystal reference.

Use Value: Enables single-reference design across multi-rate PHYs; avoids external dividers/multipliers and maintains <0.7 ps RMS jitter.

Broadcast Video Timing

Processor & FPGA Clocking

Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz), audio sample clock (48 kHz), and genlock reference (10 MHz) in 4K/8K video production equipment.

IC Role / Device Role / Timing Role: Multi-format clock source supporting simultaneous LVDS (video), CMOS (audio), and HCSL (genlock) outputs from one IC.

Use Value: Replaces three separate clock ICs; ensures sub-20 ps inter-output phase alignment critical for frame synchronization.

Use Scenario: Supplying core, DDR, and peripheral clocks (e.g., 1 GHz CPU, 1600 MT/s DDR4, 48 MHz USB) to Xilinx Versal or Intel Agilex FPGAs in AI inference accelerators.

IC Role / Device Role / Timing Role: Configurable quad generator providing independent, voltage-matched clocks with programmable phase offsets for timing closure.

Use Value: Enables precise clock-tree tuning without external delay lines; supports dynamic frequency scaling via I²C during runtime.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06889-GM	Higher integration: 8 outputs, integrated EEPROM, lower jitter (0.35 ps RMS), but larger 5 × 5 mm QFN-32 package.	Targeted at multi-ASIC systems requiring >4 clocks or factory pre-programming; not drop-in compatible due to pin count and footprint.	Select when >4 outputs or factory-programmed configuration is required; avoid if board space or pin compatibility with 24-QFN is constrained.
ICS853S01IAGLF	Fixed-function 4-output LVDS generator; no I²C programmability, limited frequency range (10–350 MHz), higher jitter (1.2 ps RMS).	Used in cost-sensitive, static-clock applications where reconfiguration is unnecessary and PCIe Gen 4 compliance is not required.	Select only for legacy designs with unchanging clock trees; unsuitable for PCIe Gen 4, any-frequency synthesis, or spread-spectrum needs.

Compared with Si5332A-D06889-GM and ICS853S01IAGLF, SI5338K-B04912-GMR delivers optimal balance of programmability, PCIe Gen 4 compliance, and compact 24-QFN packaging - making it ideal for new designs requiring field-upgradable, multi-standard timing in space-constrained platforms.

Availability

SI5338K-B04912-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching infrastructure, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338K-B04912-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line was designed to replace multiple discrete oscillators with a single, software-configurable clock generator for high-speed serial interfaces - targeting PCIe, Ethernet, and broadcast video timing systems demanding ultra-low jitter and flexible output formats.

FAQ

What is the primary function of the SI5338K-B04912-GMR?

The SI5338K-B04912-GMR is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. It replaces up to four discrete oscillators in applications such as PCIe Gen 4 switches, Ethernet routers, and broadcast video equipment. Its MultiSynth™ technology enables any-frequency generation (0.16–710 MHz) with 0 ppm precision and supports LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL output formats.

Does the SI5338K-B04912-GMR support PCIe Gen 4 timing requirements?

Yes, the SI5338K-B04912-GMR is fully compliant with PCIe Gen 4 Common Clock specifications, delivering 0.15–0.45 ps RMS jitter at 100 MHz HCSL output. This performance is validated per PCI-SIG Base Specification 4.0 rev 0.5 using the Intel Clock Jitter Tool v1.6.4. The device also meets PCIe Gen 1–3 requirements and supports Gen 3 Separate Reference No Spread (SRNS) mode with 0.11–0.32 ps RMS jitter.

Can the SI5338K-B04912-GMR generate different output voltages on each channel?

Yes, the SI5338K-B04912-GMR provides independent output buffer supply pins (VDDO0–VDDO3), allowing each of its four output drivers to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V - regardless of the core supply voltage (1.8/2.5/3.3 V). This enables direct interfacing with mixed-voltage devices (e.g., 1.8 V FPGA I/O banks and 3.3 V legacy peripherals) without level shifters.

How is the SI5338K-B04912-GMR programmed and configured?

The SI5338K-B04912-GMR is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins), supporting up to 400 kHz operation. Configuration is simplified using Skyworks' ClockBuilder Pro software, which generates register maps, validates timing constraints, and exports configuration files. Factory programming is also supported via one-time programmable (OTP) NVM, and pin-controlled frequency tuning (PINC/FINC) enables real-time adjustments without I²C traffic.

What package type and pin count does the SI5338K-B04912-GMR use?

The SI5338K-B04912-GMR uses a 24-pin QFN package measuring 4 × 4 mm with an exposed thermal pad. It features four differential clock output pairs (CLK0A/B through CLK3A/B), two differential inputs (IN1/2, IN5/6), two single-ended inputs (IN3/4), I²C interface (SCL/SDA), interrupt output (INTR), core supply (VDD), and four independent output supply pins (VDDO0–VDDO3).

SI5338K-B04912-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338K-B04912-GMR FAQ

1.How can I place an order for SI5338K-B04912-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338K-B04912-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338K-B04912-GMR reliable?

The price and inventory of SI5338K-B04912-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338K-B04912-GMR is usually 5 days.

3.What payment methods are accepted for SI5338K-B04912-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338K-B04912-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338K-B04912-GMR?

SI5338K-B04912-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338K-B04912-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338K-B04912-GMR?

For technical support, including SI5338K-B04912-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338K-B04912-GMR requirements.

6.How does Aetrix verify that SI5338K-B04912-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338K-B04912-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338K-B04912-GMR meets industry standards.

7.What is the process for return or replacement of SI5338K-B04912-GMR?

All SI5338K-B04912-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338K-B04912-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338K-B04912-GMR part is unused and in its original packaging.

Return procedure for SI5338K-B04912-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…