Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338K-B05616-GM

Name: SI5338K-B05616-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338K-B05616-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338K-B05616-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338K-B05616-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,418

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338K-B05616-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package.

For engineers reviewing the SI5338K-B05616-GM datasheet, SI5338K-B05616-GM pinout, SI5338K-B05616-GM application, or SI5338K-B05616-GM equivalent, this device supports any-frequency synthesis (0.16–710 MHz), independent output voltage selection (1.5/1.8/2.5/3.3 V), flexible reference inputs (crystal, CMOS, SSTL/HSTL, differential), and glitchless frequency adjustment in 1 ppm steps.

Technical Context

The SI5338K-B05616-GM implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references, followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output with zero-ppm precision. It supports both free-running synthesis and synchronous frequency translation modes.

Its output stage provides per-driver configurability for signal format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), termination, common-mode voltage, and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate). Loss-of-lock and loss-of-signal alarms are integrated, and I²C/SMBus control enables full register-level configuration including programmable phase offset (±45 ns, <20 ps step) and frequency increment/decrement.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output
Output Frequency Range	0.16–710 MHz - supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system clock sourcing
Supply Voltages	VDD = 1.8/2.5/3.3 V ±10%; VDDOx = 1.4–3.63 V - allows mixed-voltage board design with independent output driver rails
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with standard reflow profiles
Core Supply Current	45 mA typ at 100 MHz on all outputs - low-power operation suitable for thermally constrained systems

Pinout & Package

The SI5338K-B05616-GM is housed in a 4 × 4 mm, 24-lead QFN package with exposed thermal pad. Pin 1 is located at top-left corner (IN1), and pin numbering proceeds counterclockwise. The package supports standard JEDEC reflow and offers low thermal resistance (θ_JA = 37 °C/W).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept AC-coupled differential references up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended clock inputs	Support CMOS/SSTL/HSTL signals (5–350 MHz); VIH/VIL thresholds scale with VDD
CLK0A–CLK3B	Differential output pairs	Four independent output drivers; each pair configurable as LVPECL/LVDS/HCSL/CML with selectable VDDOx
VDDO0–VDDO3	Output buffer supply rails	Enable per-output voltage setting (1.5/1.8/2.5/3.3 V) for mixed-signal interface compatibility
VDD	Core supply	Single 1.8/2.5/3.3 V core rail; PSRR optimized for clean internal PLL operation
SCL, SDA	I²C/SMBus interface	Standard two-wire serial bus (up to 400 kHz) for configuration, status readback, and dynamic tuning
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events
RSVD_GND	Reserved ground	Internal connection to die substrate; must be tied to PCB ground plane for EMI and jitter performance

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy on each output
PCIe Gen 1–4 compliance	Meets Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS), validated with Intel Clock Jitter Tool
Independent output voltage per driver	Each CLKx pair powered by dedicated VDDOx rail (1.5/1.8/2.5/3.3 V), eliminating level-shifter components
Glitchless frequency tuning	Hardware-supported frequency increment/decrement in 1 ppm steps without output interruption
Programmable phase offset	±45 ns range with <20 ps resolution per output, enabling precise timing alignment in multi-clock domains
Spread-spectrum modulation	Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate, reducing EMI peak emissions

Applications

Ethernet Switch/Routing	PCIe Gen 1–4 Timing
Use Scenario: High-density 1/10 GbE switch fabric requiring synchronized clocks across multiple PHYs and MACs. IC Role / Device Role / Timing Role: Quad clock generator providing four independent, low-jitter clocks (125 MHz, 156.25 MHz, etc.) with matched skew and programmable phase alignment. Use Value: Eliminates need for four discrete oscillators; meets IEEE 802.3 jitter limits (0.7 ps RMS) while supporting mixed-voltage PHY interfaces via independent VDDO rails.	Use Scenario: Server motherboard with multiple PCIe slots (Gen 3/4), requiring compliant common clock and SRNS reference signals. IC Role / Device Role / Timing Role: Generates PCIe REFCLK (100 MHz) and auxiliary clocks (e.g., 25 MHz, 33.33 MHz) with Gen 3 SRNS and Gen 4 jitter compliance. Use Value: Achieves 0.11–0.45 ps RMS jitter per PCIe spec using internal PLL bandwidth optimization (2–5 MHz), verified with Skyworks' PCIe Clock Jitter Tool.
Broadcast Video/Audio Timing	Processor & FPGA Clocking
Use Scenario: SMPTE ST 2082/2081 video router with 12G-SDI, requiring ultra-low-jitter 27 MHz, 74.25 MHz, and 148.5 MHz clocks. IC Role / Device Role / Timing Role: Synthesizes exact broadcast frequencies with zero-ppm accuracy and sub-1 ps RMS jitter using MultiSynth™ technology. Use Value: Replaces crystal-based solutions with single-chip flexibility; supports LVDS and HCSL outputs directly interfacing to serializer/deserializer ICs.	Use Scenario: Heterogeneous compute platform with ARM SoC, Xilinx FPGA, and DDR4 memory, needing multiple domain-specific clocks (e.g., 500 MHz processor core, 300 MHz FPGA logic, 1200 MHz DDR4). IC Role / Device Role / Timing Role: Configurable quad generator delivering independent frequencies and formats (LVDS for FPGA, CMOS for SoC reset, SSTL for DDR4). Use Value: Reduces BOM count and layout area; enables dynamic frequency scaling via I²C during runtime without hardware changes.

Ethernet Switch/Routing

PCIe Gen 1–4 Timing

Use Scenario: High-density 1/10 GbE switch fabric requiring synchronized clocks across multiple PHYs and MACs.

IC Role / Device Role / Timing Role: Quad clock generator providing four independent, low-jitter clocks (125 MHz, 156.25 MHz, etc.) with matched skew and programmable phase alignment.

Use Value: Eliminates need for four discrete oscillators; meets IEEE 802.3 jitter limits (0.7 ps RMS) while supporting mixed-voltage PHY interfaces via independent VDDO rails.

Use Scenario: Server motherboard with multiple PCIe slots (Gen 3/4), requiring compliant common clock and SRNS reference signals.

IC Role / Device Role / Timing Role: Generates PCIe REFCLK (100 MHz) and auxiliary clocks (e.g., 25 MHz, 33.33 MHz) with Gen 3 SRNS and Gen 4 jitter compliance.

Use Value: Achieves 0.11–0.45 ps RMS jitter per PCIe spec using internal PLL bandwidth optimization (2–5 MHz), verified with Skyworks' PCIe Clock Jitter Tool.

Broadcast Video/Audio Timing

Processor & FPGA Clocking

Use Scenario: SMPTE ST 2082/2081 video router with 12G-SDI, requiring ultra-low-jitter 27 MHz, 74.25 MHz, and 148.5 MHz clocks.

IC Role / Device Role / Timing Role: Synthesizes exact broadcast frequencies with zero-ppm accuracy and sub-1 ps RMS jitter using MultiSynth™ technology.

Use Value: Replaces crystal-based solutions with single-chip flexibility; supports LVDS and HCSL outputs directly interfacing to serializer/deserializer ICs.

Use Scenario: Heterogeneous compute platform with ARM SoC, Xilinx FPGA, and DDR4 memory, needing multiple domain-specific clocks (e.g., 500 MHz processor core, 300 MHz FPGA logic, 1200 MHz DDR4).

IC Role / Device Role / Timing Role: Configurable quad generator delivering independent frequencies and formats (LVDS for FPGA, CMOS for SoC reset, SSTL for DDR4).

Use Value: Reduces BOM count and layout area; enables dynamic frequency scaling via I²C during runtime without hardware changes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05616-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs via fanout mode	Targeted at space-constrained designs where crystal placement is problematic; requires different layout due to integrated resonator	Select when ultra-low jitter and crystal-free design are critical; not drop-in due to different pinout and power sequencing
ICS853S01AG-01	Fixed-frequency, non-programmable quad LVDS generator; 1.2 ps RMS jitter; no I²C interface or frequency flexibility	Used in cost-sensitive, static-clock applications where reconfiguration is unnecessary	Select only for fixed-frequency deployments with no requirement for field tuning or multi-standard support

Compared with Si5332A-D05616-GM and ICS853S01AG-01, the SI5338K-B05616-GM uniquely balances field-programmability, PCIe Gen 4 compliance, and industrial temperature range in a compact QFN-making it optimal for adaptable, high-performance timing in networking and compute platforms where clock requirements may evolve post-deployment.

Availability

SI5338K-B05616-GM is available at Aetrix Electronics and suitable for Ethernet switching, PCIe Gen 1–4 timing, and broadcast video/audio timing applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5338K-B05616-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 family is designed as a programmable, low-jitter clock generator platform for high-speed digital systems-including servers, switches, routers, and broadcast equipment-where flexible, precise, and reliable timing is critical to signal integrity and protocol compliance.

FAQ

What is the maximum output frequency supported by the SI5338K-B05616-GM in LVPECL mode?

The SI5338K-B05616-GM supports LVPECL outputs up to 710 MHz. This capability is confirmed in Table 6 of the datasheet under "Output Clocks (Differential)" and applies when using the VCO frequency range (Fvco) appropriately divided. Operation above 350 MHz is limited to two unique frequencies simultaneously (Fvco/4 and Fvco/6), per the synthesis architecture constraints documented in Section 3.3.

Does the SI5338K-B05616-GM support PCIe Gen 4 Common Clock compliance?

Yes, the SI5338K-B05616-GM meets PCIe Gen 4 Common Clock jitter requirements with 0.15–0.45 ps RMS (10 kHz–50 MHz), as specified in Table 12 and validated using the Skyworks PCIe Clock Jitter Tool. Its PLL loop bandwidth (1.6–5 MHz range) and MultiSynth™ architecture are specifically tuned to satisfy PCI-SIG Base Specification 4.0 rev. 0.5.

Can the SI5338K-B05616-GM generate four different output frequencies simultaneously?

Yes, the SI5338K-B05616-GM synthesizes four independent output frequencies simultaneously using its four dedicated MultiSynth™ engines. Each output can be set to any frequency within its supported range (e.g., 100 MHz, 125 MHz, 156.25 MHz, 312.5 MHz), with zero-ppm precision and independent format/voltage configuration-enabling true multi-protocol clocking from a single device.

What reference inputs does the SI5338K-B05616-GM accept?

The SI5338K-B05616-GM accepts six reference inputs: two differential pairs (IN1/IN2, IN5/IN6) supporting 5–710 MHz; two single-ended pins (IN3/IN4) supporting CMOS/SSTL/HSTL (5–350 MHz); and on-chip crystal oscillator support for 8–30 MHz crystals. All inputs are selectable via register configuration, enabling robust fallback and redundancy schemes.

Is ClockBuilder Pro software required to configure the SI5338K-B05616-GM?

No, ClockBuilder Pro is optional but strongly recommended for initial configuration and validation of the SI5338K-B05616-GM. The device supports full I²C/SMBus register access for custom firmware control; however, ClockBuilder Pro automates complex MultiSynth™ register calculations, validates jitter performance, and generates production-ready configuration files-reducing development time and risk of misconfiguration.

SI5338K-B05616-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338K-B05616-GM FAQ

1.How can I place an order for SI5338K-B05616-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338K-B05616-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338K-B05616-GM reliable?

The price and inventory of SI5338K-B05616-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338K-B05616-GM is usually 5 days.

3.What payment methods are accepted for SI5338K-B05616-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338K-B05616-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338K-B05616-GM?

SI5338K-B05616-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338K-B05616-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338K-B05616-GM?

For technical support, including SI5338K-B05616-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338K-B05616-GM requirements.

6.How does Aetrix verify that SI5338K-B05616-GM is sourced from the original manufacturer or authorized distributors?

All SI5338K-B05616-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338K-B05616-GM meets industry standards.

7.What is the process for return or replacement of SI5338K-B05616-GM?

All SI5338K-B05616-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338K-B05616-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338K-B05616-GM part is unused and in its original packaging.

Return procedure for SI5338K-B05616-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…