Skyworks Solutions Inc. SI5338K-B-GMR
- Part No.:
- SI5338K-B-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338K-B-GMR.pdf
- Description:
- IC CLK GENERATOR I2C PROGR 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,571
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338K-B-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338K-B-GMR datasheet, SI5338K-B-GMR pinout, SI5338K-B-GMR application, or SI5338K-B-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro software integration.
Technical Context
The SI5338K-B-GMR implements a two-stage PLL architecture: a high-stability reference stage (with external crystal or CMOS/SSTL/differential inputs) feeding a fractional-N MultiSynth™ synthesis stage per output. Each output path includes independent R-divider, M-divider, and P-divider control for precise frequency, phase, and spread-spectrum generation.
It supports flexible input references (8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, 5–710 MHz differential) and output formats including LVPECL (0.16–710 MHz), LVDS (0.16–350 MHz), HCSL (0.16–250 MHz), CMOS (0.16–200 MHz), and SSTL/HSTL (0.16–350 MHz), all with per-output supply voltage selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output |
| Output Count & Type | 4 independent outputs - supports up to 4 differential (LVPECL/LVDS/HCSL/CML) or 8 single-ended (CMOS/SSTL/HSTL) clocks |
| Frequency Range | 0.16–710 MHz - covers PCIe, Ethernet, Fibre Channel, broadcast video, and FPGA clocking needs |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system-level clock sourcing |
| Supply Voltages | VDD core: 1.8/2.5/3.3 V; VDDO per output: 1.5/1.8/2.5/3.3 V - allows mixed-voltage board design without level shifters |
| Package | 24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with high-density PCB layouts |
| Operating Temp | –40 to +85 °C - qualified for industrial and telecom line card environments |
Pinout & Package
SI5338K-B-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are standardized across Si5338 family variants per Skyworks documentation (Rev. 1.6, p.33–37).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support 5–200 MHz CMOS inputs; tolerate 0.7×VDD to 3.73 V logic levels |
| CLK0A/CLK0B to CLK3A/CLK3B | Differential output pairs | Four independent output drivers; each configurable as LVPECL, LVDS, HCSL, or CML |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output pair - enables mixed-signal interface voltage matching |
| SCL, SDA, INTR | I²C interface & interrupt | Standard SMBus-compatible 3.3 V-tolerant I²C bus; INTR asserts on loss-of-lock or loss-of-signal |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply powers internal PLL, synthesizers, and control logic |
| GND, RSVD_GND | Ground connections | Multiple dedicated ground pins and reserved ground pad ensure low-noise power integrity |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs via independent fractional-N dividers |
| Independent phase adjustment | ±45 ns range in <20 ps steps - supports skew compensation across multi-lane interfaces like PCIe or DDR |
| Glitchless frequency tuning | 1 ppm step size via PINC/FDEC pins - allows real-time clock rate adaptation without output interruption |
| Configurable spread spectrum | 0.5–5.0% down-spread at 33–63 kHz modulation - reduces EMI in dense PCB layouts |
| Loss-of-signal detection | 2.6–5 µs response time - enables fast failover or system alert in mission-critical timing paths |
Applications
| PCIe Gen 3/4 Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe root complexes and endpoints in server backplanes. IC Role / Device Role / Timing Role: Common Clock source compliant with PCIe Gen 3 SRNS and Gen 4 specifications. Use Value: 0.11–0.45 ps RMS jitter ensures compliance with PCIe Gen 4 total jitter budget; independent outputs eliminate inter-lane skew. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and switch fabric ASICs. IC Role / Device Role / Timing Role: Multi-frequency clock synthesizer with LVDS/HCSL outputs matched to Ethernet PHY requirements. Use Value: Single-device replacement of three discrete oscillators; 0.7 ps RMS jitter meets IEEE 802.3 clause 49/92 jitter masks. |
| Broadcast Video Sync | FPGA & Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 742.5 MHz and ST 2081 (6G-SDI) 594 MHz clocks to video encoder/decoder FPGAs. IC Role / Device Role / Timing Role: High-frequency, low-jitter clock generator supporting >700 MHz outputs in LVPECL format. Use Value: Dual high-frequency outputs (Fvco/4 and Fvco/6) enable simultaneous 6G/12G-SDI timing without external dividers. | Use Scenario: Supplying core, memory, and peripheral clocks to Xilinx Versal or Intel Agilex FPGAs with mixed-voltage I/O banks. IC Role / Device Role / Timing Role: Configurable quad-output clock source with per-output voltage and format selection. Use Value: Independent VDDO supplies (1.5/1.8/2.5/3.3 V) match FPGA bank voltages; I²C reprogramming supports dynamic configuration changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D-GM | Higher integration: integrated crystal, lower jitter (0.35 ps RMS), 10-output capability, but larger 5 × 5 mm 32-QFN package | Targeted at next-gen PCIe 5.0 and 400G Ethernet; lacks pin compatibility with SI5338K-B-GMR | Select when ultra-low jitter and crystal integration are required; verify PCB layout change for 32-QFN footprint |
| ICS853S01AGI-01LFT | Fixed-frequency, non-programmable quad LVDS clock generator; no I²C interface or frequency flexibility | Limited to pre-defined frequencies (e.g., 100/125/156.25 MHz); no spread spectrum or phase adjustment | Choose only for cost-sensitive, static-clock applications where programmability is unnecessary |
Compared with Si5332A-D-GM, SI5338K-B-GMR offers smaller footprint and field-programmability but higher jitter; compared with ICS853S01AGI-01LFT, it provides full frequency agility and advanced features at the cost of higher BOM complexity and configuration effort.
Availability
SI5338K-B-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 server boards, 10 GbE switching platforms, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338K-B-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video, emphasizing flexibility, integration, and signal integrity.
FAQ
What is the maximum output frequency supported by the SI5338K-B-GMR?
The SI5338K-B-GMR supports up to 710 MHz on LVPECL outputs and 350 MHz on LVDS/HCSL/SSTL outputs. For frequencies above 350 MHz, only two unique outputs may operate simultaneously - specifically Fvco/4 and Fvco/6 - as defined in Skyworks' functional description (Rev. 1.6, p.19). This limitation ensures phase noise and jitter performance remain within specification.
Does the SI5338K-B-GMR require an external crystal?
The SI5338K-B-GMR supports both external crystals (8–30 MHz) and external clock inputs (CMOS, SSTL/HSTL, or differential), so an external crystal is optional. When using a crystal, load capacitance must be configured via OTP registers to match the crystal's specified CL (typically 12–13 pF supported, 17–19 pF recommended). The SI5338K-B-GMR does not integrate a crystal.
Can the SI5338K-B-GMR generate different output voltages on each channel?
Yes - the SI5338K-B-GMR provides four independent VDDO supply pins (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs without external level shifters, directly matching diverse ASIC, FPGA, or PHY voltage requirements.
How is the SI5338K-B-GMR programmed, and is firmware required?
The SI5338K-B-GMR is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software, which generates register configuration files and supports in-system programming. No external firmware or microcontroller is required - configuration can be loaded at power-up from internal OTP memory or dynamically updated during operation via I²C writes.
Is the SI5338K-B-GMR compliant with PCIe Gen 4 timing requirements?
Yes - the SI5338K-B-GMR meets PCIe Gen 4 Common Clock jitter requirements (0.15–0.45 ps RMS, 10 kHz–50 MHz band) when configured per Skyworks' application notes (AN562) and using appropriate input references and output formats (e.g., HCSL at 100 MHz). Its PLL bandwidth (1.6–4 MHz) and MultiSynth™ architecture are validated for Gen 4 compliance.
SI5338K-B-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- Yes
- Main Purpose:
- Ethernet, Fibre Channel, PCI Express (PCIe), Telecom
- Input:
- CML, CMOS, HCSL, HSCL, HSTL, LVDS, LVPECL, SSTL, Crystal
- Output:
- HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:4
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 710MHz
- Voltage - Supply:
- 1.71V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338K-B-GMR FAQ
1.How can I place an order for SI5338K-B-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338K-B-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338K-B-GMR reliable?
The price and inventory of SI5338K-B-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338K-B-GMR is usually 5 days.
3.What payment methods are accepted for SI5338K-B-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338K-B-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338K-B-GMR?
SI5338K-B-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338K-B-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338K-B-GMR?
For technical support, including SI5338K-B-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338K-B-GMR requirements.
6.How does Aetrix verify that SI5338K-B-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338K-B-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338K-B-GMR meets industry standards.
7.What is the process for return or replacement of SI5338K-B-GMR?
All SI5338K-B-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338K-B-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338K-B-GMR part is unused and in its original packaging.
Return procedure for SI5338K-B-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338K-B-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

