Skyworks Solutions Inc. SI5338L-B04326-GM
- Part No.:
- SI5338L-B04326-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338L-B04326-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,761
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338L-B04326-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and support for input frequencies up to 710 MHz. It replaces multiple crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA-based communication systems.
For engineers reviewing the SI5338L-B04326-GM datasheet, SI5338L-B04326-GM pinout, SI5338L-B04326-GM application, or SI5338L-B04326-GM equivalent, key selection criteria include its MultiSynth™ fractional-N synthesis architecture, independent per-output voltage (1.5/1.8/2.5/3.3 V), programmable phase/frequency step resolution (<20 ps / 1 ppm), and 24-pin 4×4 mm QFN package with integrated loss-of-lock and loss-of-signal monitoring.
Technical Context
The SI5338L-B04326-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving a configurable output buffer. Its core operates from a single 1.8/2.5/3.3 V supply with 45 mA typical current draw at 100 MHz on all outputs.
Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references. Output formats span LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL/CML across 0.16–710 MHz, with independent voltage per driver and <100 ps output-to-output skew under matched conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements. |
| Output Count & Type | Four independent outputs; supports up to four differential (LVPECL/LVDS/HCSL/CML) or eight single-ended (CMOS/SSTL/HSTL) clocks simultaneously. |
| Frequency Range | 0.16–710 MHz per output; integer- or fractional-mode synthesis with 1 ppb resolution. |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz). |
| Supply Voltages | Core: 1.8/2.5/3.3 V ±10%; output buffers: independently configurable 1.5/1.8/2.5/3.3 V per driver. |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, –40 to +85 °C operating range. |
| Control Interface | I²C/SMBus-compatible serial interface; programmable via ClockBuilder Pro software with nonvolatile memory (OTP). |
Pinout & Package
SI5338L-B04326-GM uses a 24-pin 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family: six input pins (IN1–IN6), eight clock output pins (CLK0A/B through CLK3A/B), four VDDOx power pins (VDDO0–VDDO3), three supply pins (VDD, SCL, SDA), one interrupt pin (INTR), one reserved ground (RSVD_GND), and four ground pins (GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential input pairs | Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination. |
| IN3/IN4 | Single-ended input pins | Support CMOS/SSTL/HSTL inputs up to 350 MHz; slew rate >1 V/ns recommended for low jitter. |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential clock outputs | Each pair drives one independent output; format and voltage configurable per driver. |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output bank; decoupling required per datasheet layout guidelines. |
| SCL/SDA | I²C control interface | Standard open-drain I²C bus; supports configuration, status readback, and real-time frequency/phase adjustment. |
| INTR | Interrupt output | Active-low open-drain signal indicating loss-of-lock, loss-of-signal, or other fault conditions. |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs without external crystals. |
| PCIe Gen 1–4 compliance | Meets Common Clock and Gen 3 SRNS jitter specs; validated using Intel Clock Jitter Tool and Skyworks PCIe Jitter Tool. |
| Programmable phase/frequency steps | Adjustment resolution of <20 ps phase and 1 ppm frequency steps; glitchless updates via pin control or I²C. |
| Flexible spread spectrum | Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, 5–350 MHz frequency range. |
| External feedback mode | Enables zero-delay operation for clock distribution networks requiring minimal propagation delay between input and output. |
Applications
| PCIe Root Complex Timing | FPGA-Based Ethernet Switching |
|---|---|
Use Scenario: Providing synchronized 100 MHz REFCLK and 125 MHz PHY clocks to PCIe Gen 4 endpoints and switch fabric in enterprise servers. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, independently configured reference clocks with SRNS compliance and loss-of-lock monitoring. Use Value: Eliminates need for four discrete oscillators; reduces board area by 60% and enables dynamic frequency scaling during link training. |
Use Scenario: Generating 156.25 MHz SerDes clocks and 250 MHz system clocks for multi-port 10GbE/25GbE switches with FPGA-based packet processing. IC Role / Device Role / Timing Role: High-precision frequency translator converting a 25 MHz crystal reference into multiple high-frequency, low-jitter clocks with sub-20 ps phase alignment. Use Value: Achieves <1 ps inter-clock skew across four outputs, meeting IEEE 802.3bj backplane jitter budgets without external delay compensation. |
| Broadcast Video Synchronization | Telecom Line Card Clocking |
Use Scenario: Delivering SMPTE ST 2059-2–compliant 27 MHz, 74.25 MHz, and 148.5 MHz video clocks to encoder/decoder ASICs and SDI transceivers in 4K/8K broadcast gear. IC Role / Device Role / Timing Role: Any-frequency clock generator supporting exact frame-rate–locked frequencies with <0.1 ppm accuracy and programmable phase offsets. Use Value: Enables seamless genlock between multiple video sources via I²C-controlled phase adjustment without hardware rework. |
Use Scenario: Replacing legacy clock trees in 3G/4G/LTE base station line cards requiring OC-12, SONET, and SyncE compliant clocks at 155.52 MHz, 622.08 MHz, and 2.488 GHz (via divider). IC Role / Device Role / Timing Role: Low-phase-noise clock synthesizer with deterministic jitter <10 ps pk-pk and additive jitter <0.17 ps RMS in buffer mode. Use Value: Meets ITU-T G.8262 EEC-2 wander and jitter masks while supporting holdover via integrated crystal oscillator interface. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B04326-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (A vs L variant). | No functional difference in supported features or performance; L variant pre-configured for specific customer use case. | Select SI5338L-B04326-GM when factory-tuned settings for PCIe Gen 4 and broadcast video are required out-of-box. |
| LMK04832ISQE/NOPB | Two PLLs + eight outputs; higher power (120 mA), larger 48-pin WQFN; supports JESD204B subclass 1 deterministic latency. | Targeted at RF/data converter timing where deterministic delay and dual-loop clean-up are critical. | Choose LMK04832 for JESD204B systems needing ultra-low deterministic jitter; SI5338L-B04326-GM better fits space-constrained PCIe/FPGA designs. |
Compared with Si5338A-B04326-GM, the SI5338L-B04326-GM offers identical silicon but factory-optimized configuration for PCIe Gen 4 and broadcast timing; versus LMK04832, it delivers lower power and smaller footprint at the expense of JESD204B-specific features and dual-loop jitter cleaning.
Availability
SI5338L-B04326-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server motherboards, FPGA-based 10GbE/25GbE switches, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338L-B04326-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed for high-performance, software-defined clock generation in data center, telecom, and broadcast systems-enabling flexible, low-jitter timing with minimal board space and no external loop filters.
FAQ
What is the primary function of the SI5338L-B04326-GM in a PCIe Gen 4 system?
The SI5338L-B04326-GM serves as a quad-output clock generator providing compliant 100 MHz REFCLK signals to PCIe Gen 4 root ports and endpoints. It meets SRNS jitter requirements (0.11–0.32 ps RMS) and supports independent output configuration, enabling simultaneous delivery of reference, PHY, and auxiliary clocks from a single device without external crystals or loop filters.
Does the SI5338L-B04326-GM support spread spectrum clocking (SSC)?
Yes, the SI5338L-B04326-GM supports fully programmable spread spectrum on any output: spread range 0.5–5.0%, modulation rate 33–63 kHz, and applicable to frequencies from 5 to 350 MHz. This feature reduces EMI in dense PCB layouts and is configurable per-output via I²C or ClockBuilder Pro software.
Can the SI5338L-B04326-GM operate without an external crystal?
Yes-the SI5338L-B04326-GM accepts multiple reference inputs including CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) clocks. An external crystal (8–30 MHz) is optional; if used, internal load capacitance is configurable for 11–13 pF crystals with recommended 17–19 pF external loading.
What is the maximum output frequency supported by the SI5338L-B04326-GM in LVDS mode?
The SI5338L-B04326-GM supports LVDS outputs up to 710 MHz, though only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6). For standard LVDS operation below 350 MHz, all four outputs may run at independent frequencies with full specification compliance.
How is the SI5338L-B04326-GM programmed and configured?
The SI5338L-B04326-GM is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software. Configuration-including output frequencies, formats, voltages, SSC, and phase offsets-is stored in on-chip OTP memory. Factory-programmed settings in the SI5338L-B04326-GM enable immediate operation without host initialization.
SI5338L-B04326-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338L-B04326-GM FAQ
1.How can I place an order for SI5338L-B04326-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338L-B04326-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338L-B04326-GM reliable?
The price and inventory of SI5338L-B04326-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338L-B04326-GM is usually 5 days.
3.What payment methods are accepted for SI5338L-B04326-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338L-B04326-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338L-B04326-GM?
SI5338L-B04326-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338L-B04326-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338L-B04326-GM?
For technical support, including SI5338L-B04326-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338L-B04326-GM requirements.
6.How does Aetrix verify that SI5338L-B04326-GM is sourced from the original manufacturer or authorized distributors?
All SI5338L-B04326-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338L-B04326-GM meets industry standards.
7.What is the process for return or replacement of SI5338L-B04326-GM?
All SI5338L-B04326-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338L-B04326-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338L-B04326-GM part is unused and in its original packaging.
Return procedure for SI5338L-B04326-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338L-B04326-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

