Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338L-B04838-GM

Name: SI5338L-B04838-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338L-B04838-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338L-B04838-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338L-B04838-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,745

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338L-B04838-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent low-jitter clocks (0.7 ps RMS typ) across LVPECL/LVDS/HCSL/CMOS/SSTL formats, supporting PCIe Gen 1–4 and Ethernet timing in telecom line cards and FPGA systems.

For engineers reviewing the SI5338L-B04838-GM datasheet, SI5338L-B04838-GM pinout, SI5338L-B04838-GM application, or SI5338L-B04838-GM equivalent, key selection criteria include its 4-output flexibility, 0 ppm synthesis accuracy, PCIe Gen 4 SRNS compliance, 24-QFN package, and I²C-based configuration via ClockBuilder Pro software.

Technical Context

The SI5338L-B04838-GM implements a dual-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each feeding a configurable output driver. It supports external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) inputs.

All outputs are independently programmable for frequency (0.16–710 MHz), format, voltage (1.5/1.8/2.5/3.3 V), phase offset (±45 ns), and spread-spectrum modulation (0.5–5.0% at 33–63 kHz), with loss-of-lock and loss-of-signal alarms enabled via dedicated INTR pin.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	Four independent differential or single-ended clock outputs (CLK0A/B to CLK3A/B)
Phase jitter (RMS)	0.7 ps typical over 12 kHz–20 MHz - meets PCIe Gen 4 common clock and SRNS requirements
Frequency range	0.16–710 MHz per output, with integer/fractional synthesis and 1 ppb resolution
Input reference support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch - space-efficient for dense PCB layouts
Operating temperature	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SI5338L-B04838-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments follow Skyworks' standard Si5338 pinout: six input pins (IN1–IN6), eight clock output terminals (CLK0A/B through CLK3A/B), four VDDOx supply pins, three power rails (VDD, GND, RSVD_GND), two I²C interface pins (SCL, SDA), one interrupt output (INTR), and one reserved ground.

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential clock output pair 0	Configurable as LVPECL/LVDS/HCSL/CML; supports up to 710 MHz (LVPECL) or 350 MHz (LVDS)
CLK1A / CLK1B	Differential clock output pair 1	Independent frequency/format/voltage control; same capabilities as CLK0A/B
CLK2A / CLK2B	Differential clock output pair 2	Supports phase adjustment <20 ps steps and glitchless frequency increment/decrement
CLK3A / CLK3B	Differential clock output pair 3	Enables spread-spectrum modulation (0.5–5.0%) for EMI reduction
IN1 / IN2, IN5 / IN6	Differential reference inputs	Accept 5–710 MHz AC-coupled signals; require external 100 Ω termination
IN3 / IN4	Single-ended reference inputs	Support CMOS/SSTL/HSTL; 5–350 MHz range; slew rate >1 V/ns recommended
VDDO0–VDDO3	Output buffer supply rails	Each powers one output pair; independently set to 1.5/1.8/2.5/3.3 V for level translation
SCL / SDA	I²C serial interface	SMBus-compatible; used for register programming, status readback, and dynamic reconfiguration
INTR	Interrupt output	Open-drain signal indicating loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy on all outputs
PCIe Gen 4 compliance	Meets SRNS jitter spec (0.11–0.32 ps RMS) and common clock requirements without external filtering
Flexible output configuration	Per-output selection of format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), and drive strength
Glitchless frequency tuning	Independent ±1 ppm step increment/decrement via pin or I²C, with update time ≤667 ns
Programmable phase offset	±45 ns range in <20 ps steps - enables precise skew alignment across multi-clock domains
Spread-spectrum capability	Configurable down-spread (0.5–5.0%) at 33–63 kHz on any output to reduce EMI peak emissions

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: High-speed server interconnect using PCIe Gen 4 switches requiring ultra-low jitter reference clocks for SerDes CDR lock. IC Role / Device Role / Timing Role: Primary clock generator providing four synchronized 100 MHz HCSL clocks meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS). Use Value: Eliminates need for multiple discrete oscillators; enables single-chip timing solution with guaranteed jitter performance across all lanes.	Use Scenario: 10 GbE/25 GbE switch fabric where deterministic latency and packet timing integrity depend on sub-ps jitter clocks. IC Role / Device Role / Timing Role: Quad-output generator supplying 156.25 MHz LVDS clocks to PHYs and 125 MHz CMOS clocks to MAC controllers. Use Value: Independent output voltage control allows direct interfacing with mixed-voltage PHY/MAC ICs without level-shifter components.
Broadcast Video Timing	FPGA/Processor Clocking
Use Scenario: SMPTE ST 2082/ST 2081 video transport equipment requiring stable 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks with tight phase coherence. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast-standard frequencies from a single 25 MHz crystal reference. Use Value: MultiSynth™ eliminates crystal inventory for multiple standards; phase adjustment ensures frame-sync across parallel video paths.	Use Scenario: Heterogeneous compute platform with FPGA fabric, ARM SoC, and DDR4 memory subsystem needing distinct clocks (e.g., 300 MHz FPGA logic, 1 GHz processor core, 1.2 GHz DDR4). IC Role / Device Role / Timing Role: Centralized clock source delivering independent, isolated clocks with programmable voltage and format per domain. Use Value: Reduces BOM count and layout complexity versus discrete oscillators; I²C reprogramming supports field firmware updates to clock trees.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: High-speed server interconnect using PCIe Gen 4 switches requiring ultra-low jitter reference clocks for SerDes CDR lock.

IC Role / Device Role / Timing Role: Primary clock generator providing four synchronized 100 MHz HCSL clocks meeting PCIe Gen 4 SRNS jitter spec (≤0.32 ps RMS).

Use Value: Eliminates need for multiple discrete oscillators; enables single-chip timing solution with guaranteed jitter performance across all lanes.

Use Scenario: 10 GbE/25 GbE switch fabric where deterministic latency and packet timing integrity depend on sub-ps jitter clocks.

IC Role / Device Role / Timing Role: Quad-output generator supplying 156.25 MHz LVDS clocks to PHYs and 125 MHz CMOS clocks to MAC controllers.

Use Value: Independent output voltage control allows direct interfacing with mixed-voltage PHY/MAC ICs without level-shifter components.

Broadcast Video Timing

FPGA/Processor Clocking

Use Scenario: SMPTE ST 2082/ST 2081 video transport equipment requiring stable 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks with tight phase coherence.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast-standard frequencies from a single 25 MHz crystal reference.

Use Value: MultiSynth™ eliminates crystal inventory for multiple standards; phase adjustment ensures frame-sync across parallel video paths.

Use Scenario: Heterogeneous compute platform with FPGA fabric, ARM SoC, and DDR4 memory subsystem needing distinct clocks (e.g., 300 MHz FPGA logic, 1 GHz processor core, 1.2 GHz DDR4).

IC Role / Device Role / Timing Role: Centralized clock source delivering independent, isolated clocks with programmable voltage and format per domain.

Use Value: Reduces BOM count and layout complexity versus discrete oscillators; I²C reprogramming supports field firmware updates to clock trees.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06899-GM	Higher integration: includes integrated crystal, smaller 3 × 3 mm QFN, lower power (32 mA typ), but limited to 3 outputs	Preferred for space-constrained designs where crystal integration and reduced output count are acceptable	Select when board area and power are critical, and only three outputs are needed
ICS8430I-01T	Fixed-frequency, non-programmable quad LVDS generator; no I²C interface; 0.9 ps RMS jitter; 32-pin TQFP	Suitable for cost-sensitive, static clock tree applications without frequency agility requirements	Choose when design requires fixed frequencies and avoids software configuration overhead

Compared with Si5332A-D06899-GM and ICS8430I-01T, the SI5338L-B04838-GM offers full I²C programmability, four independent outputs, and broader frequency/format flexibility-making it optimal for dynamic, multi-standard systems where reconfigurability and jitter margin are paramount.

Availability

SI5338L-B04838-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching infrastructure, broadcast video equipment, and FPGA-based embedded systems requiring stable component supply and long-term lifecycle support.

Supply support for SI5338L-B04838-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 family is designed as a highly configurable, low-jitter clock generator platform targeting high-speed serial interfaces (PCIe, Ethernet, Fibre Channel), broadcast timing, and heterogeneous processor/FPGA systems demanding precision frequency synthesis.

FAQ

What is the primary function of the SI5338L-B04838-GM?

The SI5338L-B04838-GM is an I²C-programmable quad-output clock generator that synthesizes four independent, low-jitter clock signals from a single reference input. It uses Skyworks' MultiSynth™ technology to deliver 0 ppm frequency accuracy across LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL formats - making it ideal for PCIe Gen 4, Ethernet, and broadcast video timing applications.

Does the SI5338L-B04838-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338L-B04838-GM is explicitly compliant with PCIe Gen 4 Common Clock and Separate Reference No Spread (SRNS) specifications, achieving ≤0.32 ps RMS jitter under defined test conditions. Its dual-stage PLL architecture and optimized output drivers meet the stringent jitter budget required for 16 GT/s SerDes links without external filtering.

How many output formats does the SI5338L-B04838-GM support per channel?

The SI5338L-B04838-GM supports six output signal formats per channel: LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL. Each of the four output pairs (CLK0–CLK3) can be independently configured for format, frequency, voltage (1.5/1.8/2.5/3.3 V), and drive strength - enabling direct interface with diverse logic families without external level shifters.

Can the SI5338L-B04838-GM operate with a crystal reference?

Yes, the SI5338L-B04838-GM accepts external crystals from 8 to 30 MHz on dedicated XTAL pins. It supports on-chip load capacitance tuning (11–13 pF) and accommodates crystals with ESR ≤300 Ω and drive level ≤100 µW. Crystal operation enables standalone, low-noise reference generation without external oscillator components.

What software tools are available to configure the SI5338L-B04838-GM?

Skyworks provides ClockBuilder Pro - a free, GUI-based configuration tool that enables full register setup, frequency planning, jitter analysis, and .c file generation for the SI5338L-B04838-GM. It integrates with hardware evaluation boards and supports I²C programming via USB-to-I²C adapters, significantly accelerating bring-up and validation of custom clock trees.

SI5338L-B04838-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338L-B04838-GM FAQ

1.How can I place an order for SI5338L-B04838-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338L-B04838-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338L-B04838-GM reliable?

The price and inventory of SI5338L-B04838-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338L-B04838-GM is usually 5 days.

3.What payment methods are accepted for SI5338L-B04838-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338L-B04838-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338L-B04838-GM?

SI5338L-B04838-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338L-B04838-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338L-B04838-GM?

For technical support, including SI5338L-B04838-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338L-B04838-GM requirements.

6.How does Aetrix verify that SI5338L-B04838-GM is sourced from the original manufacturer or authorized distributors?

All SI5338L-B04838-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338L-B04838-GM meets industry standards.

7.What is the process for return or replacement of SI5338L-B04838-GM?

All SI5338L-B04838-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338L-B04838-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338L-B04838-GM part is unused and in its original packaging.

Return procedure for SI5338L-B04838-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…