Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338L-B05814-GMR

Name: SI5338L-B05814-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338L-B05814-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338L-B05814-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338L-B05814-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,729

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338L-B05814-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA-based compute platforms.

For engineers reviewing the SI5338L-B05814-GMR datasheet, SI5338L-B05814-GMR pinout, SI5338L-B05814-GMR application, or SI5338L-B05814-GMR equivalent, key selection considerations include its MultiSynth™ fractional-N synthesis architecture, per-output voltage control (1.5/1.8/2.5/3.3 V), independent phase/frequency adjustment (±45 ns / 1 ppm steps), and support for differential inputs up to 710 MHz.

Technical Context

The SI5338L-B05814-GMR implements a two-stage PLL architecture: a high-stability integer-N Phase-Locked Loop (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating output clocks with 1 ppb frequency resolution. Each output driver supports format selection (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) and programmable output voltage.

It features loss-of-signal and loss-of-lock monitoring, I²C/SMBus-compatible configuration, external feedback mode for zero-delay operation, and spread-spectrum clocking (0.5–5.0% spread, 33–63 kHz modulation rate) on any output. The device operates from a single 1.8/2.5/3.3 V core supply and delivers 45 mA typical core current at 100 MHz output loading.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements
Output Count & Type	4 differential outputs (CLK0A/B–CLK3A/B) - supports LVPECL/LVDS/HCSL/CML/SSTL/HSTL/CMOS formats
Frequency Range	0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, Fibre Channel 1.0625 GHz (via /2 divider), and processor clocks
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system clock tree design
Supply Voltage	VDD = 1.8/2.5/3.3 V ±10%; VDDOx = 1.4–3.63 V - allows independent output voltage scaling per channel for mixed-voltage SoC/FPGA interfaces
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm - surface-mount compatible with high-density PCB layouts and thermal management via exposed pad

Pinout & Package

SI5338L-B05814-GMR is housed in a 24-lead, 4 × 4 mm QFN package with wettable flanks and an exposed thermal pad. Pin 1 is located at top-left corner (IN1), with pins numbered counter-clockwise. The package supports reflow soldering per JEDEC J-STD-020 and provides low thermal resistance (θ_JA = 37 °C/W).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential Input 1	Accepts 5–710 MHz AC-coupled differential reference; internal 100 Ω termination enabled
IN3, IN4	Single-Ended Input 1 & 2	Supports CMOS/SSTL/HSTL inputs up to 350 MHz; VIH/VIL referenced to VDD
IN5, IN6	Differential Input 2 & 3	Additional differential reference inputs; identical electrical specs to IN1/IN2
CLK0A, CLK0B – CLK3A, CLK3B	Differential Output Pairs	Four fully independent outputs; each configurable for LVPECL/LVDS/HCSL/CML with per-channel VDDO
VDDO0–VDDO3	Output Buffer Supply	Independent 1.4–3.63 V supplies per output bank - enables mixed-signal level translation
VDD	Core Supply	Single 1.8/2.5/3.3 V supply powers PLL, synthesizers, and logic; PSRR optimized for noise immunity
SCL, SDA	I²C Interface	Standard-mode (100 kHz) and fast-mode (400 kHz) I²C bus; SMBus-compatible with timeout and alert response
INTR	Interrupt Output	Open-drain status indicator for loss-of-signal, loss-of-lock, or register write completion

Key Features

Feature	Design Value
MultiSynth™ Synthesis	Four independent fractional-N synthesizers enable true zero-ppm accuracy on all outputs without external VCXOs
PCIe Compliance	Meets PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS jitter specs - validated using Intel Clock Jitter Tool
Per-Output Voltage Control	Each of four output banks powered by dedicated VDDOx rail (1.5/1.8/2.5/3.3 V) - eliminates level-shifter ICs in multi-voltage systems
Glitchless Frequency Adjustment	Independent ±1 ppm step frequency increment/decrement via pin or I²C - enables dynamic clock scaling without output interruption
Programmable Phase Offset	±45 ns fine phase tuning per output with <20 ps step resolution - supports skew compensation in parallel data paths
Spread Spectrum Clocking	Configurable SSC on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate - reduces EMI peak emissions in dense PCBs

Applications

PCIe Root Complex Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe endpoints and switch fabric in enterprise servers. IC Role / Device Role / Timing Role: Quad-output clock generator delivering Gen 3/4-compliant common clock with sub-0.5 ps RMS jitter. Use Value: Eliminates four discrete oscillators while maintaining PCIe specification compliance and reducing board area by >60%.	Use Scenario: Generating 125 MHz and 156.25 MHz clocks for 1/10 GbE PHYs and packet processors in Layer-2/3 switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet harmonics from a single 25 MHz crystal. Use Value: Enables single-crystal clock tree with deterministic phase alignment between data lanes and SerDes blocks.
FPGA-Based Video Processing	Telecom Line Card Synchronization
Use Scenario: Supplying pixel clocks (74.25/148.5 MHz), DDR memory clocks (400–800 MHz), and video processing core clocks from one device. IC Role / Device Role / Timing Role: Configurable quad clock generator supporting mixed LVDS, HCSL, and CMOS outputs simultaneously. Use Value: Reduces BOM count and layout complexity in broadcast-grade video encoders with multi-standard support.	Use Scenario: Delivering stratum-3 compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks to TDM, OTN, and CPRI interfaces on carrier-grade line cards. IC Role / Device Role / Timing Role: Low-jitter frequency translator accepting OC-12 or SyncE references and generating telecom-specific rates. Use Value: Achieves <1 ps RMS jitter at 155.52 MHz - exceeds ITU-T G.823/G.8262 requirements for primary reference clocks.

PCIe Root Complex Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe endpoints and switch fabric in enterprise servers.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering Gen 3/4-compliant common clock with sub-0.5 ps RMS jitter.

Use Value: Eliminates four discrete oscillators while maintaining PCIe specification compliance and reducing board area by >60%.

Use Scenario: Generating 125 MHz and 156.25 MHz clocks for 1/10 GbE PHYs and packet processors in Layer-2/3 switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet harmonics from a single 25 MHz crystal.

Use Value: Enables single-crystal clock tree with deterministic phase alignment between data lanes and SerDes blocks.

FPGA-Based Video Processing

Telecom Line Card Synchronization

Use Scenario: Supplying pixel clocks (74.25/148.5 MHz), DDR memory clocks (400–800 MHz), and video processing core clocks from one device.

IC Role / Device Role / Timing Role: Configurable quad clock generator supporting mixed LVDS, HCSL, and CMOS outputs simultaneously.

Use Value: Reduces BOM count and layout complexity in broadcast-grade video encoders with multi-standard support.

Use Scenario: Delivering stratum-3 compliant 2.048 MHz, 19.44 MHz, and 155.52 MHz clocks to TDM, OTN, and CPRI interfaces on carrier-grade line cards.

IC Role / Device Role / Timing Role: Low-jitter frequency translator accepting OC-12 or SyncE references and generating telecom-specific rates.

Use Value: Achieves <1 ps RMS jitter at 155.52 MHz - exceeds ITU-T G.823/G.8262 requirements for primary reference clocks.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05814-GM	Higher integration: includes integrated crystal, smaller 3 × 3 mm QFN, lower power (32 mA typ), but fixed 4-output LVDS-only configuration	Best suited for space-constrained, crystal-less designs where LVDS-only outputs suffice and no HCSL/LVPECL is required	Select when board area and crystal BOM reduction outweigh need for output format flexibility and wider frequency range
ICS8430I-01T	Non-programmable, fixed-frequency quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter; 3.3 V only	Applicable only in legacy clock fanout scenarios with static frequencies and no jitter-critical PCIe/10GbE links	Choose only if design requires zero configuration overhead and all output frequencies are known and unchanging

Compared with Si5332A-D05814-GM and ICS8430I-01T, the SI5338L-B05814-GMR offers field-programmable frequency synthesis, broader output format support, and PCIe Gen 4 compliance - making it the only option among the three suitable for next-generation high-speed serial interface timing where flexibility and jitter performance are co-constrained.

Availability

SI5338L-B05814-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 server motherboards, 10 GbE switching infrastructure, and telecom line cards requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338L-B05814-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products for communications, automotive, and industrial markets.

The Si5338 family was designed as a programmable, low-jitter clock generator platform targeting high-speed serial interface timing in datacenter, networking, and telecom infrastructure - emphasizing flexibility, PCIe compliance, and ease of configuration via ClockBuilder Pro software.

FAQ

What is the maximum differential input frequency supported by the SI5338L-B05814-GMR?

The SI5338L-B05814-GMR supports differential input frequencies up to 710 MHz on pins IN1/IN2 and IN5/IN6. This enables direct use of high-speed SerDes reference clocks (e.g., 622.08 MHz OC-12, 1.25 GHz via /2 division) without external prescaling. Input slew rate must exceed 0.3 V/ns for optimal jitter performance.

Does the SI5338L-B05814-GMR support PCIe Gen 4 Common Clock compliance?

Yes, the SI5338L-B05814-GMR meets PCIe Gen 4 Common Clock RMS jitter requirements (≤0.45 ps RMS, 10 kHz–50 MHz) when configured with appropriate PLL bandwidth (2–4 MHz) and CDR settings. Validation was performed using the Skyworks PCIe Clock Jitter Tool and Agilent 90804 oscilloscope per PCI-SIG specifications.

Can the SI5338L-B05814-GMR generate four different output frequencies simultaneously?

Yes, the SI5338L-B05814-GMR uses four independent MultiSynth™ engines to synthesize four distinct output frequencies - each programmable from 0.16 to 710 MHz depending on format (e.g., LVPECL: 0.16–710 MHz; HCSL: 0.16–250 MHz). Frequencies may be unrelated and updated dynamically via I²C or pin control.

What output voltage options are available per channel on the SI5338L-B05814-GMR?

Each of the four output banks (VDDO0–VDDO3) on the SI5338L-B05814-GMR supports independent supply voltages from 1.4 V to 3.63 V. Common configurations include 1.8 V for LVDS, 3.3 V for CMOS, and 2.5 V for SSTL - enabling direct interfacing with mixed-voltage FPGAs, ASICs, and PHYs without external level shifters.

Is ClockBuilder Pro software required to configure the SI5338L-B05814-GMR?

No, ClockBuilder Pro is optional but strongly recommended for initial configuration and validation. The SI5338L-B05814-GMR can be programmed directly via its I²C/SMBus interface using custom firmware; however, ClockBuilder Pro provides GUI-based frequency planning, jitter simulation, register mapping, and .c file generation for seamless integration into production firmware.

SI5338L-B05814-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338L-B05814-GMR FAQ

1.How can I place an order for SI5338L-B05814-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338L-B05814-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338L-B05814-GMR reliable?

The price and inventory of SI5338L-B05814-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338L-B05814-GMR is usually 5 days.

3.What payment methods are accepted for SI5338L-B05814-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338L-B05814-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338L-B05814-GMR?

SI5338L-B05814-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338L-B05814-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338L-B05814-GMR?

For technical support, including SI5338L-B05814-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338L-B05814-GMR requirements.

6.How does Aetrix verify that SI5338L-B05814-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338L-B05814-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338L-B05814-GMR meets industry standards.

7.What is the process for return or replacement of SI5338L-B05814-GMR?

All SI5338L-B05814-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338L-B05814-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338L-B05814-GMR part is unused and in its original packaging.

Return procedure for SI5338L-B05814-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…