Skyworks Solutions Inc. SI5338M-B04122-GM
- Part No.:
- SI5338M-B04122-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338M-B04122-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,288
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338M-B04122-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency clocks (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL outputs. It replaces up to four crystal oscillators in FPGA, processor, and Ethernet switch timing applications.
For engineers reviewing the SI5338M-B04122-GM datasheet, SI5338M-B04122-GM pinout, SI5338M-B04122-GM application, or SI5338M-B04122-GM equivalent, key selection criteria include differential output jitter performance (0.7 ps RMS), PCIe Gen 4 SRNS compliance, independent per-output voltage control (1.5–3.3 V), and I²C-configurable spread-spectrum modulation (0.5–5.0% at 33–63 kHz).
Technical Context
The SI5338M-B04122-GM implements a two-stage PLL architecture: a high-stability reference PLL (stage 1) locks to an external crystal or clock input (5–710 MHz), followed by four independent MultiSynth™ fractional-N synthesizers (stage 2) generating each output. Each synthesizer supports integer or fractional mode with <1 ppb frequency resolution and programmable initial phase offset (±45 ns).
It features dedicated control logic for loss-of-signal (2.6–5 µs detection), loss-of-lock (5–10 ms), and interrupt reporting via INTR pin. Output drivers are fully configurable per channel - including format (LVPECL/LVDS/HCSL/CMOS/SSTL), supply voltage (VDDOx = 1.4–3.63 V), and enable/disable - enabling mixed-signal timing in heterogeneous systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count | Four independent differential or single-ended clock outputs (CLK0A/B through CLK3A/B) |
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock and SRNS requirements |
| Frequency Range | 0.16–710 MHz per output; supports simultaneous >350 MHz outputs only at Fvco/4 and Fvco/6 |
| Input Flexibility | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating Temp | –40 °C to +85 °C ambient; qualified for industrial and telecom line card environments |
Pinout & Package
SI5338M-B04122-GM uses a 24-lead, 4 × 4 mm QFN package with wettable flanks and an exposed thermal pad. Pin 1 is top-left (IN1), pin 24 is bottom-right (GND). The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential clock inputs | Accept AC-coupled LVPECL/LVDS/CML inputs up to 710 MHz; require external 100 Ω termination |
| IN3, IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A–CLK3B | Differential clock outputs | Four pairs (CLK0A/B to CLK3A/B); each pair configurable as LVPECL/LVDS/HCSL/CML/SSTL |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V supplies per output pair; enable mixed-voltage system interfacing |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply for PLL, synthesizers, and control logic; PSRR optimized |
| SCL, SDA | I²C interface | Standard SMBus-compatible serial interface (up to 400 kHz); supports ClockBuilder Pro programming |
| INTR | Interrupt output | Open-drain status indicator for loss-of-signal, loss-of-lock, or configuration errors |
| GND, RSVD_GND | Ground terminals | Eight ground pins including dedicated thermal pad connection; critical for jitter and EMI performance |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Synthesis | Four independent fractional-N synthesizers enabling zero-ppm precision on all outputs with <1 ppb resolution |
| PCIe Compliance | Fully compliant with PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS; validated using Intel Clock Jitter Tool |
| Glitchless Frequency Tuning | Independent per-output frequency increment/decrement in 1 ppm steps with <667 ns update time |
| Programmable Phase Offset | ±45 ns per output with <20 ps step accuracy; enables skew compensation across multi-lane interfaces |
| Spread Spectrum Control | Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate, no external components required |
| Flexible Input Architecture | Supports six input sources: dual differential (IN1/2, IN5/6), dual single-ended (IN3/IN4), and crystal (IN1/2) |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switches and endpoints in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter (0.15–0.45 ps RMS) HCSL clocks meeting PCIe Gen 4 SRNS spec. Use Value: Eliminates need for four discrete oscillators; reduces board area and BOM count while ensuring deterministic inter-lane skew <100 ps. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1 GbE/10 GbE PHYs and packet processors in enterprise switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet-compliant frequencies from a single 25 MHz crystal reference. Use Value: Enables single-reference design across multi-rate ports; avoids timing mismatches and simplifies layout with integrated jitter filtering. |
| FPGA & Processor Clocking | Broadcast Video Timing |
Use Scenario: Supplying core, I/O, and transceiver clocks to Xilinx Versal or Intel Agilex FPGAs in AI inference accelerators. IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed-voltage outputs (1.8 V LVDS for I/O, 1.2 V HCSL for GTY transceivers). Use Value: Reduces power supply complexity via independent VDDOx rails; eliminates external level translators and improves signal integrity. |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) and ST 2081 (12 Gbps) reference clocks to video processing ASICs in broadcast cameras and routers. IC Role / Device Role / Timing Role: Low-phase-jitter (0.7 ps RMS) generator producing exact 270 MHz, 540 MHz, and 1.08 GHz clocks from a 27 MHz master. Use Value: Meets stringent broadcast jitter limits (<1 ps RMS); supports frame-accurate genlock across multi-channel video pipelines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06122-GM | Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), but fixed 4-output configuration without pin-selectable variants | Better suited for space-constrained designs requiring ultra-low jitter; lacks flexible input options (no IN3/IN4 single-ended inputs) | Select when crystal integration and sub-0.4 ps jitter are mandatory; avoid if external crystal or mixed input types are needed. |
| ICS853S01AGI-01LFT | Non-programmable, fixed-frequency (100/125/156.25 MHz) quad LVDS generator; no I²C interface or frequency flexibility | Limited to predefined Ethernet/PCIe frequencies; no spread spectrum or phase adjustment capability | Choose for cost-sensitive, high-volume applications with static clock requirements and no need for field reconfiguration. |
Compared with Si5332A-D06122-GM and ICS853S01AGI-01LFT, the SI5338M-B04122-GM offers unique trade-offs: full I²C programmability and broad input/output flexibility at moderate jitter, making it optimal for prototyping, multi-standard systems, and designs requiring post-silicon timing tuning.
Availability
SI5338M-B04122-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and FPGA/processor clocking requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338M-B04122-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The SI5338 family is designed for high-performance, multi-protocol timing in datacenter, telecom, and broadcast systems - emphasizing low jitter, PCIe compliance, and software-configurable flexibility over fixed-function alternatives.
FAQ
What is the primary function of the SI5338M-B04122-GM?
The SI5338M-B04122-GM is a quad-output, I²C-programmable clock generator that synthesizes four independent, any-frequency clocks (0.16–710 MHz) with ultra-low phase jitter (0.7 ps RMS). It serves as a replacement for multiple crystal oscillators in systems requiring precise, flexible timing - such as PCIe Gen 4 switches, Ethernet routers, and FPGA-based accelerators. Its MultiSynth™ architecture ensures true zero-ppm frequency accuracy on all outputs.
Does the SI5338M-B04122-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338M-B04122-GM is explicitly validated for PCIe Gen 4 Common Clock compliance with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) and meets Gen 3 Separate Reference No Spread (SRNS) requirements at 0.11–0.32 ps RMS. These specifications are measured per PCI Express Base Specification 4.0 rev. 0.5 using the Intel Clock Jitter Tool and Skyworks' PCIe Clock Jitter Tool, confirming suitability for Gen 4 root complexes and endpoints.
How many input clock sources can the SI5338M-B04122-GM accept?
The SI5338M-B04122-GM supports up to six distinct input sources: two differential pairs (IN1/IN2 and IN5/IN6, 5–710 MHz), two single-ended inputs (IN3 and IN4, 5–350 MHz), and an integrated crystal oscillator interface (8–30 MHz on IN1/IN2). This allows flexible reference selection - e.g., using a 25 MHz crystal for stability and a 156.25 MHz CMOS clock for backup - without external multiplexing circuitry.
Can output voltage levels be configured independently per channel on the SI5338M-B04122-GM?
Yes, the SI5338M-B04122-GM provides four independent output supply rails (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables mixed-signal interfacing - for example, driving 1.8 V LVDS I/O banks and 1.2 V HCSL transceivers simultaneously - without external level shifters. Each output driver's format (LVPECL/LVDS/HCSL/CMOS/SSTL) and voltage are set independently via I²C registers.
What development tools are supported for configuring the SI5338M-B04122-GM?
Skyworks' ClockBuilder Pro software fully supports the SI5338M-B04122-GM for GUI-based configuration, jitter simulation, and register file generation. It auto-generates I²C initialization scripts and validates PCIe/Ethernet timing compliance. Additionally, the free Skyworks PCIe Clock Jitter Tool enables rapid validation against Intel's jitter specification. Hardware evaluation requires the Si5338-EVB platform, which connects via USB-to-I²C bridge for real-time tuning.
SI5338M-B04122-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338M-B04122-GM FAQ
1.How can I place an order for SI5338M-B04122-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338M-B04122-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338M-B04122-GM reliable?
The price and inventory of SI5338M-B04122-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338M-B04122-GM is usually 5 days.
3.What payment methods are accepted for SI5338M-B04122-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338M-B04122-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338M-B04122-GM?
SI5338M-B04122-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338M-B04122-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338M-B04122-GM?
For technical support, including SI5338M-B04122-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338M-B04122-GM requirements.
6.How does Aetrix verify that SI5338M-B04122-GM is sourced from the original manufacturer or authorized distributors?
All SI5338M-B04122-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338M-B04122-GM meets industry standards.
7.What is the process for return or replacement of SI5338M-B04122-GM?
All SI5338M-B04122-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338M-B04122-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338M-B04122-GM part is unused and in its original packaging.
Return procedure for SI5338M-B04122-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338M-B04122-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

